Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Module : keymgr_csr_assert_fpv
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_fpv_keymgr_csr_assert_0/keymgr_csr_assert_fpv.sv

Module self-instances :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb.dut.keymgr_csr_assert 100.00 100.00


Module Instance : tb.dut.keymgr_csr_assert

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
98.05 96.00 98.36 99.96 95.92 100.00 dut


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children

Since this is the module's only instance, the coverage report is the same as for the module.
Assert Coverage for Module : keymgr_csr_assert_fpv
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 32 32 100.00 32 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 32 32 100.00 32 100.00



Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
TlulOOBAddrErr_A 24478030 17092 0 0
attest_sw_binding_0_rd_A 24478030 3758 0 0
attest_sw_binding_1_rd_A 24478030 3792 0 0
attest_sw_binding_2_rd_A 24478030 3650 0 0
attest_sw_binding_3_rd_A 24478030 3642 0 0
attest_sw_binding_4_rd_A 24478030 3887 0 0
attest_sw_binding_5_rd_A 24478030 3831 0 0
attest_sw_binding_6_rd_A 24478030 3758 0 0
attest_sw_binding_7_rd_A 24478030 3847 0 0
intr_enable_rd_A 24478030 4292 0 0
key_version_rd_A 24478030 3569 0 0
max_creator_key_ver_regwen_rd_A 24478030 3722 0 0
max_owner_int_key_ver_regwen_rd_A 24478030 3608 0 0
max_owner_key_ver_regwen_rd_A 24478030 3368 0 0
reseed_interval_regwen_rd_A 24478030 3638 0 0
salt_0_rd_A 24478030 3695 0 0
salt_1_rd_A 24478030 3764 0 0
salt_2_rd_A 24478030 3785 0 0
salt_3_rd_A 24478030 3966 0 0
salt_4_rd_A 24478030 3855 0 0
salt_5_rd_A 24478030 3684 0 0
salt_6_rd_A 24478030 3535 0 0
salt_7_rd_A 24478030 3738 0 0
sealing_sw_binding_0_rd_A 24478030 3679 0 0
sealing_sw_binding_1_rd_A 24478030 3808 0 0
sealing_sw_binding_2_rd_A 24478030 3775 0 0
sealing_sw_binding_3_rd_A 24478030 3602 0 0
sealing_sw_binding_4_rd_A 24478030 3797 0 0
sealing_sw_binding_5_rd_A 24478030 3785 0 0
sealing_sw_binding_6_rd_A 24478030 3694 0 0
sealing_sw_binding_7_rd_A 24478030 3838 0 0
sideload_clear_rd_A 24478030 3712 0 0


TlulOOBAddrErr_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 24478030 17092 0 0
T37 5614 0 0 0
T38 6569 0 0 0
T62 13403 0 0 0
T74 0 616 0 0
T81 4320 0 0 0
T114 678 0 0 0
T115 29870 268 0 0
T123 0 139 0 0
T134 0 60 0 0
T135 0 46 0 0
T137 0 347 0 0
T138 0 352 0 0
T139 0 734 0 0
T140 0 211 0 0
T141 912 0 0 0
T142 26526 0 0 0
T143 8517 0 0 0
T144 10169 0 0 0
T148 0 143 0 0

attest_sw_binding_0_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 24478030 3758 0 0
T37 5614 0 0 0
T38 6569 0 0 0
T62 13403 0 0 0
T81 4320 0 0 0
T114 678 0 0 0
T115 29870 22 0 0
T123 0 34 0 0
T124 0 57 0 0
T137 0 78 0 0
T141 912 0 0 0
T142 26526 0 0 0
T143 8517 0 0 0
T144 10169 0 0 0
T155 0 4 0 0
T191 0 14 0 0
T192 0 32 0 0
T193 0 3 0 0
T194 0 11 0 0
T195 0 5 0 0

attest_sw_binding_1_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 24478030 3792 0 0
T37 5614 0 0 0
T38 6569 0 0 0
T62 13403 0 0 0
T81 4320 0 0 0
T114 678 0 0 0
T115 29870 22 0 0
T123 0 29 0 0
T124 0 76 0 0
T137 0 58 0 0
T141 912 0 0 0
T142 26526 0 0 0
T143 8517 0 0 0
T144 10169 0 0 0
T155 0 3 0 0
T164 0 233 0 0
T191 0 37 0 0
T192 0 43 0 0
T193 0 4 0 0
T194 0 26 0 0

attest_sw_binding_2_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 24478030 3650 0 0
T37 5614 0 0 0
T38 6569 0 0 0
T62 13403 0 0 0
T81 4320 0 0 0
T114 678 0 0 0
T115 29870 21 0 0
T123 0 29 0 0
T124 0 52 0 0
T137 0 55 0 0
T141 912 0 0 0
T142 26526 0 0 0
T143 8517 0 0 0
T144 10169 0 0 0
T164 0 225 0 0
T191 0 25 0 0
T192 0 22 0 0
T193 0 2 0 0
T194 0 19 0 0
T196 0 1 0 0

attest_sw_binding_3_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 24478030 3642 0 0
T37 5614 0 0 0
T38 6569 0 0 0
T62 13403 0 0 0
T81 4320 0 0 0
T114 678 0 0 0
T115 29870 19 0 0
T123 0 30 0 0
T124 0 41 0 0
T137 0 88 0 0
T141 912 0 0 0
T142 26526 0 0 0
T143 8517 0 0 0
T144 10169 0 0 0
T155 0 6 0 0
T191 0 8 0 0
T192 0 20 0 0
T193 0 25 0 0
T194 0 13 0 0
T197 0 2 0 0

attest_sw_binding_4_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 24478030 3887 0 0
T37 5614 0 0 0
T38 6569 0 0 0
T62 13403 0 0 0
T81 4320 0 0 0
T114 678 0 0 0
T115 29870 22 0 0
T123 0 30 0 0
T124 0 50 0 0
T137 0 67 0 0
T141 912 0 0 0
T142 26526 0 0 0
T143 8517 0 0 0
T144 10169 0 0 0
T155 0 8 0 0
T191 0 20 0 0
T192 0 31 0 0
T193 0 20 0 0
T194 0 46 0 0
T195 0 7 0 0

attest_sw_binding_5_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 24478030 3831 0 0
T37 5614 0 0 0
T38 6569 0 0 0
T62 13403 0 0 0
T81 4320 0 0 0
T114 678 0 0 0
T115 29870 7 0 0
T123 0 47 0 0
T124 0 40 0 0
T137 0 55 0 0
T141 912 0 0 0
T142 26526 0 0 0
T143 8517 0 0 0
T144 10169 0 0 0
T155 0 5 0 0
T191 0 18 0 0
T192 0 35 0 0
T193 0 3 0 0
T194 0 12 0 0
T195 0 6 0 0

attest_sw_binding_6_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 24478030 3758 0 0
T37 5614 0 0 0
T38 6569 0 0 0
T62 13403 0 0 0
T81 4320 0 0 0
T114 678 0 0 0
T115 29870 31 0 0
T123 0 27 0 0
T124 0 61 0 0
T137 0 57 0 0
T141 912 0 0 0
T142 26526 0 0 0
T143 8517 0 0 0
T144 10169 0 0 0
T155 0 3 0 0
T191 0 10 0 0
T192 0 31 0 0
T193 0 5 0 0
T194 0 18 0 0
T195 0 2 0 0

attest_sw_binding_7_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 24478030 3847 0 0
T37 5614 0 0 0
T38 6569 0 0 0
T62 13403 0 0 0
T81 4320 0 0 0
T114 678 0 0 0
T115 29870 8 0 0
T123 0 58 0 0
T124 0 42 0 0
T137 0 78 0 0
T141 912 0 0 0
T142 26526 0 0 0
T143 8517 0 0 0
T144 10169 0 0 0
T155 0 7 0 0
T191 0 20 0 0
T192 0 47 0 0
T193 0 1 0 0
T194 0 22 0 0
T195 0 5 0 0

intr_enable_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 24478030 4292 0 0
T37 5614 0 0 0
T38 6569 0 0 0
T53 0 9 0 0
T62 13403 0 0 0
T65 0 70 0 0
T75 0 14 0 0
T81 4320 0 0 0
T88 0 21 0 0
T114 678 0 0 0
T115 29870 40 0 0
T123 0 28 0 0
T137 0 98 0 0
T141 912 0 0 0
T142 26526 0 0 0
T143 8517 0 0 0
T144 10169 0 0 0
T191 0 41 0 0
T192 0 60 0 0
T198 0 86 0 0

key_version_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 24478030 3569 0 0
T37 5614 0 0 0
T38 6569 0 0 0
T62 13403 0 0 0
T81 4320 0 0 0
T114 678 0 0 0
T115 29870 18 0 0
T123 0 40 0 0
T124 0 32 0 0
T137 0 58 0 0
T141 912 0 0 0
T142 26526 0 0 0
T143 8517 0 0 0
T144 10169 0 0 0
T155 0 1 0 0
T191 0 13 0 0
T192 0 40 0 0
T193 0 8 0 0
T194 0 22 0 0
T195 0 3 0 0

max_creator_key_ver_regwen_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 24478030 3722 0 0
T37 5614 0 0 0
T38 6569 0 0 0
T62 13403 0 0 0
T81 4320 0 0 0
T114 678 0 0 0
T115 29870 15 0 0
T123 0 34 0 0
T124 0 51 0 0
T137 0 78 0 0
T141 912 0 0 0
T142 26526 0 0 0
T143 8517 0 0 0
T144 10169 0 0 0
T155 0 4 0 0
T191 0 25 0 0
T192 0 32 0 0
T193 0 25 0 0
T194 0 29 0 0
T195 0 17 0 0

max_owner_int_key_ver_regwen_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 24478030 3608 0 0
T37 5614 0 0 0
T38 6569 0 0 0
T62 13403 0 0 0
T81 4320 0 0 0
T114 678 0 0 0
T115 29870 7 0 0
T123 0 35 0 0
T124 0 32 0 0
T137 0 70 0 0
T141 912 0 0 0
T142 26526 0 0 0
T143 8517 0 0 0
T144 10169 0 0 0
T155 0 1 0 0
T164 0 222 0 0
T191 0 9 0 0
T192 0 22 0 0
T193 0 15 0 0
T194 0 26 0 0

max_owner_key_ver_regwen_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 24478030 3368 0 0
T37 5614 0 0 0
T38 6569 0 0 0
T62 13403 0 0 0
T81 4320 0 0 0
T114 678 0 0 0
T115 29870 13 0 0
T123 0 14 0 0
T124 0 66 0 0
T137 0 56 0 0
T141 912 0 0 0
T142 26526 0 0 0
T143 8517 0 0 0
T144 10169 0 0 0
T155 0 3 0 0
T164 0 202 0 0
T191 0 13 0 0
T192 0 19 0 0
T193 0 14 0 0
T194 0 24 0 0

reseed_interval_regwen_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 24478030 3638 0 0
T37 5614 0 0 0
T38 6569 0 0 0
T62 13403 0 0 0
T81 4320 0 0 0
T114 678 0 0 0
T115 29870 20 0 0
T123 0 21 0 0
T124 0 64 0 0
T137 0 76 0 0
T141 912 0 0 0
T142 26526 0 0 0
T143 8517 0 0 0
T144 10169 0 0 0
T155 0 4 0 0
T164 0 246 0 0
T191 0 20 0 0
T192 0 26 0 0
T193 0 11 0 0
T194 0 22 0 0

salt_0_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 24478030 3695 0 0
T37 5614 0 0 0
T38 6569 0 0 0
T62 13403 0 0 0
T81 4320 0 0 0
T114 678 0 0 0
T115 29870 8 0 0
T123 0 39 0 0
T124 0 42 0 0
T137 0 66 0 0
T141 912 0 0 0
T142 26526 0 0 0
T143 8517 0 0 0
T144 10169 0 0 0
T164 0 285 0 0
T191 0 10 0 0
T192 0 47 0 0
T193 0 4 0 0
T194 0 17 0 0
T195 0 4 0 0

salt_1_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 24478030 3764 0 0
T37 5614 0 0 0
T38 6569 0 0 0
T62 13403 0 0 0
T81 4320 0 0 0
T114 678 0 0 0
T115 29870 21 0 0
T123 0 27 0 0
T124 0 51 0 0
T137 0 58 0 0
T141 912 0 0 0
T142 26526 0 0 0
T143 8517 0 0 0
T144 10169 0 0 0
T155 0 4 0 0
T164 0 278 0 0
T191 0 7 0 0
T192 0 30 0 0
T193 0 14 0 0
T194 0 24 0 0

salt_2_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 24478030 3785 0 0
T37 5614 0 0 0
T38 6569 0 0 0
T62 13403 0 0 0
T81 4320 0 0 0
T114 678 0 0 0
T115 29870 18 0 0
T123 0 33 0 0
T124 0 31 0 0
T137 0 46 0 0
T141 912 0 0 0
T142 26526 0 0 0
T143 8517 0 0 0
T144 10169 0 0 0
T155 0 1 0 0
T164 0 285 0 0
T192 0 35 0 0
T193 0 28 0 0
T194 0 26 0 0
T199 0 173 0 0

salt_3_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 24478030 3966 0 0
T37 5614 0 0 0
T38 6569 0 0 0
T62 13403 0 0 0
T81 4320 0 0 0
T114 678 0 0 0
T115 29870 7 0 0
T123 0 30 0 0
T124 0 39 0 0
T137 0 67 0 0
T141 912 0 0 0
T142 26526 0 0 0
T143 8517 0 0 0
T144 10169 0 0 0
T155 0 4 0 0
T191 0 15 0 0
T192 0 48 0 0
T193 0 29 0 0
T194 0 29 0 0
T195 0 6 0 0

salt_4_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 24478030 3855 0 0
T37 5614 0 0 0
T38 6569 0 0 0
T62 13403 0 0 0
T81 4320 0 0 0
T114 678 0 0 0
T115 29870 20 0 0
T123 0 43 0 0
T124 0 69 0 0
T137 0 55 0 0
T141 912 0 0 0
T142 26526 0 0 0
T143 8517 0 0 0
T144 10169 0 0 0
T155 0 3 0 0
T164 0 256 0 0
T191 0 11 0 0
T192 0 39 0 0
T193 0 25 0 0
T194 0 24 0 0

salt_5_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 24478030 3684 0 0
T37 5614 0 0 0
T38 6569 0 0 0
T62 13403 0 0 0
T81 4320 0 0 0
T114 678 0 0 0
T115 29870 6 0 0
T123 0 29 0 0
T124 0 32 0 0
T137 0 59 0 0
T141 912 0 0 0
T142 26526 0 0 0
T143 8517 0 0 0
T144 10169 0 0 0
T164 0 236 0 0
T191 0 17 0 0
T192 0 30 0 0
T193 0 12 0 0
T194 0 23 0 0
T199 0 148 0 0

salt_6_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 24478030 3535 0 0
T37 5614 0 0 0
T38 6569 0 0 0
T62 13403 0 0 0
T81 4320 0 0 0
T114 678 0 0 0
T115 29870 16 0 0
T123 0 15 0 0
T124 0 46 0 0
T137 0 88 0 0
T141 912 0 0 0
T142 26526 0 0 0
T143 8517 0 0 0
T144 10169 0 0 0
T155 0 1 0 0
T191 0 19 0 0
T192 0 20 0 0
T193 0 14 0 0
T194 0 25 0 0
T200 0 4 0 0

salt_7_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 24478030 3738 0 0
T37 5614 0 0 0
T38 6569 0 0 0
T62 13403 0 0 0
T81 4320 0 0 0
T114 678 0 0 0
T115 29870 14 0 0
T123 0 43 0 0
T124 0 64 0 0
T137 0 78 0 0
T141 912 0 0 0
T142 26526 0 0 0
T143 8517 0 0 0
T144 10169 0 0 0
T155 0 3 0 0
T164 0 257 0 0
T191 0 15 0 0
T192 0 49 0 0
T193 0 5 0 0
T194 0 42 0 0

sealing_sw_binding_0_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 24478030 3679 0 0
T37 5614 0 0 0
T38 6569 0 0 0
T62 13403 0 0 0
T81 4320 0 0 0
T114 678 0 0 0
T115 29870 5 0 0
T123 0 17 0 0
T124 0 81 0 0
T137 0 49 0 0
T141 912 0 0 0
T142 26526 0 0 0
T143 8517 0 0 0
T144 10169 0 0 0
T155 0 4 0 0
T164 0 267 0 0
T191 0 14 0 0
T192 0 27 0 0
T193 0 11 0 0
T194 0 14 0 0

sealing_sw_binding_1_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 24478030 3808 0 0
T37 5614 0 0 0
T38 6569 0 0 0
T62 13403 0 0 0
T81 4320 0 0 0
T114 678 0 0 0
T115 29870 21 0 0
T123 0 13 0 0
T124 0 31 0 0
T137 0 60 0 0
T141 912 0 0 0
T142 26526 0 0 0
T143 8517 0 0 0
T144 10169 0 0 0
T155 0 7 0 0
T191 0 16 0 0
T192 0 16 0 0
T193 0 10 0 0
T194 0 25 0 0
T195 0 9 0 0

sealing_sw_binding_2_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 24478030 3775 0 0
T37 5614 0 0 0
T38 6569 0 0 0
T62 13403 0 0 0
T81 4320 0 0 0
T114 678 0 0 0
T115 29870 29 0 0
T123 0 32 0 0
T124 0 68 0 0
T137 0 73 0 0
T141 912 0 0 0
T142 26526 0 0 0
T143 8517 0 0 0
T144 10169 0 0 0
T155 0 4 0 0
T191 0 23 0 0
T192 0 11 0 0
T193 0 13 0 0
T194 0 15 0 0
T201 0 9 0 0

sealing_sw_binding_3_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 24478030 3602 0 0
T37 5614 0 0 0
T38 6569 0 0 0
T62 13403 0 0 0
T81 4320 0 0 0
T114 678 0 0 0
T115 29870 6 0 0
T123 0 31 0 0
T124 0 69 0 0
T137 0 74 0 0
T141 912 0 0 0
T142 26526 0 0 0
T143 8517 0 0 0
T144 10169 0 0 0
T164 0 247 0 0
T191 0 14 0 0
T192 0 30 0 0
T193 0 11 0 0
T194 0 16 0 0
T195 0 3 0 0

sealing_sw_binding_4_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 24478030 3797 0 0
T37 5614 0 0 0
T38 6569 0 0 0
T62 13403 0 0 0
T81 4320 0 0 0
T114 678 0 0 0
T115 29870 15 0 0
T123 0 42 0 0
T124 0 68 0 0
T137 0 79 0 0
T141 912 0 0 0
T142 26526 0 0 0
T143 8517 0 0 0
T144 10169 0 0 0
T155 0 7 0 0
T191 0 16 0 0
T192 0 15 0 0
T193 0 25 0 0
T194 0 21 0 0
T195 0 6 0 0

sealing_sw_binding_5_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 24478030 3785 0 0
T37 5614 0 0 0
T38 6569 0 0 0
T62 13403 0 0 0
T81 4320 0 0 0
T114 678 0 0 0
T115 29870 26 0 0
T123 0 15 0 0
T124 0 44 0 0
T137 0 43 0 0
T141 912 0 0 0
T142 26526 0 0 0
T143 8517 0 0 0
T144 10169 0 0 0
T155 0 2 0 0
T191 0 17 0 0
T192 0 21 0 0
T193 0 18 0 0
T194 0 18 0 0
T195 0 3 0 0

sealing_sw_binding_6_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 24478030 3694 0 0
T37 5614 0 0 0
T38 6569 0 0 0
T62 13403 0 0 0
T81 4320 0 0 0
T114 678 0 0 0
T115 29870 14 0 0
T123 0 37 0 0
T124 0 46 0 0
T137 0 57 0 0
T141 912 0 0 0
T142 26526 0 0 0
T143 8517 0 0 0
T144 10169 0 0 0
T164 0 278 0 0
T191 0 9 0 0
T192 0 7 0 0
T193 0 13 0 0
T194 0 24 0 0
T199 0 155 0 0

sealing_sw_binding_7_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 24478030 3838 0 0
T37 5614 0 0 0
T38 6569 0 0 0
T62 13403 0 0 0
T81 4320 0 0 0
T114 678 0 0 0
T115 29870 12 0 0
T123 0 29 0 0
T124 0 48 0 0
T137 0 49 0 0
T141 912 0 0 0
T142 26526 0 0 0
T143 8517 0 0 0
T144 10169 0 0 0
T155 0 6 0 0
T191 0 19 0 0
T192 0 28 0 0
T193 0 16 0 0
T194 0 30 0 0
T195 0 5 0 0

sideload_clear_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 24478030 3712 0 0
T37 5614 0 0 0
T38 6569 0 0 0
T62 13403 0 0 0
T81 4320 0 0 0
T114 678 0 0 0
T115 29870 30 0 0
T123 0 26 0 0
T124 0 54 0 0
T137 0 44 0 0
T141 912 0 0 0
T142 26526 0 0 0
T143 8517 0 0 0
T144 10169 0 0 0
T155 0 2 0 0
T191 0 5 0 0
T192 0 39 0 0
T193 0 22 0 0
T194 0 21 0 0
T202 0 8 0 0

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%