Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Module : keymgr_csr_assert_fpv
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_fpv_keymgr_csr_assert_0/keymgr_csr_assert_fpv.sv

Module self-instances :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb.dut.keymgr_csr_assert 100.00 100.00



Module Instance : tb.dut.keymgr_csr_assert

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
98.05 96.00 98.36 99.96 95.92 100.00 dut


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children


Since this is the module's only instance, the coverage report is the same as for the module.
Assert Coverage for Module : keymgr_csr_assert_fpv
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 32 32 100.00 32 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 32 32 100.00 32 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
TlulOOBAddrErr_A 28825091 17776 0 0
attest_sw_binding_0_rd_A 28825091 2939 0 0
attest_sw_binding_1_rd_A 28825091 2899 0 0
attest_sw_binding_2_rd_A 28825091 2807 0 0
attest_sw_binding_3_rd_A 28825091 2947 0 0
attest_sw_binding_4_rd_A 28825091 3016 0 0
attest_sw_binding_5_rd_A 28825091 2976 0 0
attest_sw_binding_6_rd_A 28825091 3024 0 0
attest_sw_binding_7_rd_A 28825091 2806 0 0
intr_enable_rd_A 28825091 3672 0 0
key_version_rd_A 28825091 2859 0 0
max_creator_key_ver_regwen_rd_A 28825091 2933 0 0
max_owner_int_key_ver_regwen_rd_A 28825091 2823 0 0
max_owner_key_ver_regwen_rd_A 28825091 2883 0 0
reseed_interval_regwen_rd_A 28825091 3030 0 0
salt_0_rd_A 28825091 2763 0 0
salt_1_rd_A 28825091 2894 0 0
salt_2_rd_A 28825091 2878 0 0
salt_3_rd_A 28825091 2980 0 0
salt_4_rd_A 28825091 2788 0 0
salt_5_rd_A 28825091 2826 0 0
salt_6_rd_A 28825091 2990 0 0
salt_7_rd_A 28825091 2811 0 0
sealing_sw_binding_0_rd_A 28825091 3182 0 0
sealing_sw_binding_1_rd_A 28825091 2895 0 0
sealing_sw_binding_2_rd_A 28825091 2939 0 0
sealing_sw_binding_3_rd_A 28825091 2892 0 0
sealing_sw_binding_4_rd_A 28825091 3002 0 0
sealing_sw_binding_5_rd_A 28825091 3048 0 0
sealing_sw_binding_6_rd_A 28825091 2915 0 0
sealing_sw_binding_7_rd_A 28825091 3012 0 0
sideload_clear_rd_A 28825091 2982 0 0


TlulOOBAddrErr_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 28825091 17776 0 0
T8 45152 0 0 0
T22 8191 0 0 0
T49 2772 0 0 0
T57 23521 66 0 0
T61 29351 620 0 0
T71 0 50 0 0
T72 0 281 0 0
T75 0 667 0 0
T97 11410 0 0 0
T98 27210 0 0 0
T99 3926 0 0 0
T115 0 251 0 0
T116 0 186 0 0
T117 0 163 0 0
T118 0 62 0 0
T125 0 1295 0 0
T126 12940 0 0 0
T127 714 0 0 0

attest_sw_binding_0_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 28825091 2939 0 0
T23 30696 0 0 0
T39 7666 0 0 0
T68 4513 0 0 0
T69 964874 0 0 0
T71 55819 52 0 0
T72 0 30 0 0
T115 0 22 0 0
T117 0 23 0 0
T118 0 22 0 0
T172 0 22 0 0
T173 0 53 0 0
T174 0 30 0 0
T175 0 20 0 0
T176 0 30 0 0
T177 4681 0 0 0
T178 2131 0 0 0
T179 40123 0 0 0
T180 4402 0 0 0
T181 23803 0 0 0

attest_sw_binding_1_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 28825091 2899 0 0
T23 30696 0 0 0
T39 7666 0 0 0
T68 4513 0 0 0
T69 964874 0 0 0
T71 55819 54 0 0
T72 0 26 0 0
T115 0 26 0 0
T117 0 24 0 0
T118 0 19 0 0
T172 0 15 0 0
T173 0 32 0 0
T174 0 18 0 0
T175 0 34 0 0
T176 0 32 0 0
T177 4681 0 0 0
T178 2131 0 0 0
T179 40123 0 0 0
T180 4402 0 0 0
T181 23803 0 0 0

attest_sw_binding_2_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 28825091 2807 0 0
T23 30696 0 0 0
T39 7666 0 0 0
T68 4513 0 0 0
T69 964874 0 0 0
T71 55819 36 0 0
T72 0 46 0 0
T115 0 37 0 0
T117 0 12 0 0
T118 0 23 0 0
T172 0 11 0 0
T173 0 63 0 0
T174 0 31 0 0
T175 0 16 0 0
T176 0 27 0 0
T177 4681 0 0 0
T178 2131 0 0 0
T179 40123 0 0 0
T180 4402 0 0 0
T181 23803 0 0 0

attest_sw_binding_3_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 28825091 2947 0 0
T23 30696 0 0 0
T39 7666 0 0 0
T68 4513 0 0 0
T69 964874 0 0 0
T71 55819 38 0 0
T72 0 29 0 0
T115 0 28 0 0
T117 0 27 0 0
T118 0 21 0 0
T172 0 8 0 0
T173 0 31 0 0
T174 0 22 0 0
T175 0 31 0 0
T176 0 23 0 0
T177 4681 0 0 0
T178 2131 0 0 0
T179 40123 0 0 0
T180 4402 0 0 0
T181 23803 0 0 0

attest_sw_binding_4_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 28825091 3016 0 0
T23 30696 0 0 0
T39 7666 0 0 0
T68 4513 0 0 0
T69 964874 0 0 0
T71 55819 48 0 0
T72 0 55 0 0
T115 0 22 0 0
T117 0 19 0 0
T118 0 22 0 0
T172 0 29 0 0
T173 0 31 0 0
T174 0 24 0 0
T175 0 19 0 0
T176 0 18 0 0
T177 4681 0 0 0
T178 2131 0 0 0
T179 40123 0 0 0
T180 4402 0 0 0
T181 23803 0 0 0

attest_sw_binding_5_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 28825091 2976 0 0
T23 30696 0 0 0
T39 7666 0 0 0
T68 4513 0 0 0
T69 964874 0 0 0
T71 55819 73 0 0
T72 0 23 0 0
T115 0 49 0 0
T117 0 25 0 0
T118 0 13 0 0
T172 0 5 0 0
T173 0 26 0 0
T174 0 34 0 0
T175 0 43 0 0
T176 0 20 0 0
T177 4681 0 0 0
T178 2131 0 0 0
T179 40123 0 0 0
T180 4402 0 0 0
T181 23803 0 0 0

attest_sw_binding_6_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 28825091 3024 0 0
T23 30696 0 0 0
T39 7666 0 0 0
T68 4513 0 0 0
T69 964874 0 0 0
T71 55819 61 0 0
T72 0 27 0 0
T115 0 38 0 0
T117 0 20 0 0
T118 0 36 0 0
T172 0 5 0 0
T173 0 18 0 0
T174 0 28 0 0
T175 0 32 0 0
T176 0 35 0 0
T177 4681 0 0 0
T178 2131 0 0 0
T179 40123 0 0 0
T180 4402 0 0 0
T181 23803 0 0 0

attest_sw_binding_7_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 28825091 2806 0 0
T23 30696 0 0 0
T39 7666 0 0 0
T68 4513 0 0 0
T69 964874 0 0 0
T71 55819 49 0 0
T72 0 52 0 0
T115 0 39 0 0
T117 0 8 0 0
T118 0 21 0 0
T172 0 11 0 0
T173 0 52 0 0
T174 0 28 0 0
T175 0 26 0 0
T176 0 11 0 0
T177 4681 0 0 0
T178 2131 0 0 0
T179 40123 0 0 0
T180 4402 0 0 0
T181 23803 0 0 0

intr_enable_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 28825091 3672 0 0
T23 30696 0 0 0
T39 7666 0 0 0
T68 4513 0 0 0
T69 964874 25 0 0
T71 55819 68 0 0
T72 0 51 0 0
T73 0 57 0 0
T115 0 28 0 0
T117 0 31 0 0
T118 0 28 0 0
T172 0 30 0 0
T177 4681 0 0 0
T178 2131 0 0 0
T179 40123 0 0 0
T180 4402 0 0 0
T181 23803 0 0 0
T182 0 56 0 0
T183 0 27 0 0

key_version_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 28825091 2859 0 0
T23 30696 0 0 0
T39 7666 0 0 0
T68 4513 0 0 0
T69 964874 0 0 0
T71 55819 59 0 0
T72 0 35 0 0
T115 0 29 0 0
T117 0 18 0 0
T118 0 39 0 0
T172 0 12 0 0
T173 0 53 0 0
T174 0 21 0 0
T175 0 21 0 0
T176 0 20 0 0
T177 4681 0 0 0
T178 2131 0 0 0
T179 40123 0 0 0
T180 4402 0 0 0
T181 23803 0 0 0

max_creator_key_ver_regwen_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 28825091 2933 0 0
T23 30696 0 0 0
T39 7666 0 0 0
T68 4513 0 0 0
T69 964874 0 0 0
T71 55819 60 0 0
T72 0 31 0 0
T115 0 25 0 0
T117 0 8 0 0
T118 0 24 0 0
T172 0 31 0 0
T173 0 21 0 0
T174 0 33 0 0
T175 0 29 0 0
T176 0 23 0 0
T177 4681 0 0 0
T178 2131 0 0 0
T179 40123 0 0 0
T180 4402 0 0 0
T181 23803 0 0 0

max_owner_int_key_ver_regwen_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 28825091 2823 0 0
T23 30696 0 0 0
T41 2282 4 0 0
T68 4513 0 0 0
T69 964874 0 0 0
T71 55819 58 0 0
T72 0 22 0 0
T115 0 37 0 0
T117 0 9 0 0
T118 0 28 0 0
T172 0 8 0 0
T173 0 33 0 0
T174 0 17 0 0
T177 4681 0 0 0
T178 2131 0 0 0
T179 40123 0 0 0
T180 4402 0 0 0
T184 0 1 0 0
T185 1680 0 0 0

max_owner_key_ver_regwen_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 28825091 2883 0 0
T23 30696 0 0 0
T39 7666 0 0 0
T68 4513 0 0 0
T69 964874 0 0 0
T71 55819 49 0 0
T72 0 32 0 0
T115 0 19 0 0
T117 0 8 0 0
T118 0 18 0 0
T172 0 13 0 0
T173 0 29 0 0
T174 0 33 0 0
T175 0 36 0 0
T176 0 28 0 0
T177 4681 0 0 0
T178 2131 0 0 0
T179 40123 0 0 0
T180 4402 0 0 0
T181 23803 0 0 0

reseed_interval_regwen_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 28825091 3030 0 0
T23 30696 0 0 0
T39 7666 0 0 0
T68 4513 0 0 0
T69 964874 0 0 0
T71 55819 72 0 0
T72 0 37 0 0
T115 0 40 0 0
T117 0 23 0 0
T118 0 26 0 0
T172 0 28 0 0
T173 0 43 0 0
T174 0 23 0 0
T175 0 29 0 0
T176 0 14 0 0
T177 4681 0 0 0
T178 2131 0 0 0
T179 40123 0 0 0
T180 4402 0 0 0
T181 23803 0 0 0

salt_0_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 28825091 2763 0 0
T23 30696 0 0 0
T39 7666 0 0 0
T68 4513 0 0 0
T69 964874 0 0 0
T71 55819 42 0 0
T72 0 31 0 0
T115 0 23 0 0
T117 0 20 0 0
T118 0 19 0 0
T172 0 6 0 0
T173 0 25 0 0
T174 0 11 0 0
T175 0 13 0 0
T176 0 23 0 0
T177 4681 0 0 0
T178 2131 0 0 0
T179 40123 0 0 0
T180 4402 0 0 0
T181 23803 0 0 0

salt_1_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 28825091 2894 0 0
T23 30696 0 0 0
T39 7666 0 0 0
T68 4513 0 0 0
T69 964874 0 0 0
T71 55819 39 0 0
T72 0 34 0 0
T115 0 23 0 0
T117 0 11 0 0
T118 0 20 0 0
T172 0 24 0 0
T173 0 41 0 0
T174 0 32 0 0
T175 0 27 0 0
T176 0 27 0 0
T177 4681 0 0 0
T178 2131 0 0 0
T179 40123 0 0 0
T180 4402 0 0 0
T181 23803 0 0 0

salt_2_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 28825091 2878 0 0
T23 30696 0 0 0
T39 7666 0 0 0
T68 4513 0 0 0
T69 964874 0 0 0
T71 55819 46 0 0
T72 0 25 0 0
T115 0 24 0 0
T117 0 23 0 0
T118 0 26 0 0
T172 0 11 0 0
T173 0 37 0 0
T174 0 44 0 0
T175 0 30 0 0
T176 0 8 0 0
T177 4681 0 0 0
T178 2131 0 0 0
T179 40123 0 0 0
T180 4402 0 0 0
T181 23803 0 0 0

salt_3_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 28825091 2980 0 0
T23 30696 0 0 0
T39 7666 0 0 0
T68 4513 0 0 0
T69 964874 0 0 0
T71 55819 53 0 0
T72 0 64 0 0
T115 0 43 0 0
T117 0 28 0 0
T118 0 25 0 0
T172 0 12 0 0
T173 0 39 0 0
T174 0 45 0 0
T175 0 26 0 0
T176 0 21 0 0
T177 4681 0 0 0
T178 2131 0 0 0
T179 40123 0 0 0
T180 4402 0 0 0
T181 23803 0 0 0

salt_4_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 28825091 2788 0 0
T23 30696 0 0 0
T39 7666 0 0 0
T68 4513 0 0 0
T69 964874 0 0 0
T71 55819 60 0 0
T72 0 10 0 0
T115 0 39 0 0
T117 0 20 0 0
T118 0 26 0 0
T172 0 18 0 0
T173 0 19 0 0
T174 0 17 0 0
T175 0 23 0 0
T176 0 19 0 0
T177 4681 0 0 0
T178 2131 0 0 0
T179 40123 0 0 0
T180 4402 0 0 0
T181 23803 0 0 0

salt_5_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 28825091 2826 0 0
T23 30696 0 0 0
T39 7666 0 0 0
T68 4513 0 0 0
T69 964874 0 0 0
T71 55819 26 0 0
T72 0 29 0 0
T115 0 46 0 0
T117 0 9 0 0
T118 0 19 0 0
T172 0 19 0 0
T173 0 29 0 0
T174 0 25 0 0
T175 0 21 0 0
T176 0 35 0 0
T177 4681 0 0 0
T178 2131 0 0 0
T179 40123 0 0 0
T180 4402 0 0 0
T181 23803 0 0 0

salt_6_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 28825091 2990 0 0
T23 30696 0 0 0
T39 7666 0 0 0
T68 4513 0 0 0
T69 964874 0 0 0
T71 55819 35 0 0
T72 0 14 0 0
T115 0 38 0 0
T117 0 9 0 0
T118 0 24 0 0
T172 0 22 0 0
T173 0 37 0 0
T174 0 33 0 0
T175 0 40 0 0
T176 0 34 0 0
T177 4681 0 0 0
T178 2131 0 0 0
T179 40123 0 0 0
T180 4402 0 0 0
T181 23803 0 0 0

salt_7_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 28825091 2811 0 0
T23 30696 0 0 0
T39 7666 0 0 0
T68 4513 0 0 0
T69 964874 0 0 0
T71 55819 56 0 0
T72 0 28 0 0
T115 0 39 0 0
T117 0 13 0 0
T118 0 19 0 0
T172 0 20 0 0
T173 0 40 0 0
T174 0 17 0 0
T175 0 30 0 0
T176 0 37 0 0
T177 4681 0 0 0
T178 2131 0 0 0
T179 40123 0 0 0
T180 4402 0 0 0
T181 23803 0 0 0

sealing_sw_binding_0_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 28825091 3182 0 0
T23 30696 0 0 0
T39 7666 0 0 0
T68 4513 0 0 0
T69 964874 0 0 0
T71 55819 43 0 0
T72 0 42 0 0
T115 0 21 0 0
T117 0 17 0 0
T118 0 16 0 0
T172 0 28 0 0
T173 0 40 0 0
T174 0 22 0 0
T175 0 24 0 0
T176 0 27 0 0
T177 4681 0 0 0
T178 2131 0 0 0
T179 40123 0 0 0
T180 4402 0 0 0
T181 23803 0 0 0

sealing_sw_binding_1_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 28825091 2895 0 0
T23 30696 0 0 0
T39 7666 0 0 0
T68 4513 0 0 0
T69 964874 0 0 0
T71 55819 65 0 0
T72 0 26 0 0
T115 0 28 0 0
T117 0 31 0 0
T118 0 27 0 0
T172 0 15 0 0
T173 0 42 0 0
T174 0 29 0 0
T175 0 26 0 0
T177 4681 0 0 0
T178 2131 0 0 0
T179 40123 0 0 0
T180 4402 0 0 0
T181 23803 0 0 0
T186 0 7 0 0

sealing_sw_binding_2_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 28825091 2939 0 0
T23 30696 0 0 0
T39 7666 0 0 0
T68 4513 0 0 0
T69 964874 0 0 0
T71 55819 60 0 0
T72 0 30 0 0
T115 0 46 0 0
T117 0 5 0 0
T118 0 31 0 0
T172 0 27 0 0
T173 0 39 0 0
T174 0 29 0 0
T175 0 26 0 0
T176 0 29 0 0
T177 4681 0 0 0
T178 2131 0 0 0
T179 40123 0 0 0
T180 4402 0 0 0
T181 23803 0 0 0

sealing_sw_binding_3_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 28825091 2892 0 0
T23 30696 0 0 0
T39 7666 0 0 0
T68 4513 0 0 0
T69 964874 0 0 0
T71 55819 61 0 0
T72 0 25 0 0
T115 0 43 0 0
T117 0 13 0 0
T118 0 39 0 0
T172 0 13 0 0
T173 0 60 0 0
T174 0 33 0 0
T175 0 33 0 0
T176 0 20 0 0
T177 4681 0 0 0
T178 2131 0 0 0
T179 40123 0 0 0
T180 4402 0 0 0
T181 23803 0 0 0

sealing_sw_binding_4_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 28825091 3002 0 0
T5 310479 0 0 0
T6 57675 0 0 0
T34 15693 4 0 0
T52 450404 0 0 0
T53 3102 0 0 0
T71 0 50 0 0
T72 0 35 0 0
T80 8935 0 0 0
T81 3635 0 0 0
T82 15798 0 0 0
T110 2554 0 0 0
T115 0 30 0 0
T117 0 20 0 0
T118 0 14 0 0
T172 0 17 0 0
T173 0 34 0 0
T174 0 13 0 0
T175 0 17 0 0
T187 142213 0 0 0

sealing_sw_binding_5_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 28825091 3048 0 0
T23 30696 0 0 0
T39 7666 0 0 0
T68 4513 0 0 0
T69 964874 0 0 0
T71 55819 50 0 0
T72 0 19 0 0
T115 0 43 0 0
T117 0 18 0 0
T118 0 21 0 0
T172 0 17 0 0
T173 0 36 0 0
T174 0 41 0 0
T175 0 61 0 0
T176 0 38 0 0
T177 4681 0 0 0
T178 2131 0 0 0
T179 40123 0 0 0
T180 4402 0 0 0
T181 23803 0 0 0

sealing_sw_binding_6_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 28825091 2915 0 0
T23 30696 0 0 0
T39 7666 0 0 0
T68 4513 0 0 0
T69 964874 0 0 0
T71 55819 45 0 0
T72 0 42 0 0
T115 0 40 0 0
T117 0 27 0 0
T118 0 17 0 0
T172 0 4 0 0
T173 0 29 0 0
T174 0 46 0 0
T175 0 39 0 0
T176 0 24 0 0
T177 4681 0 0 0
T178 2131 0 0 0
T179 40123 0 0 0
T180 4402 0 0 0
T181 23803 0 0 0

sealing_sw_binding_7_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 28825091 3012 0 0
T23 30696 0 0 0
T39 7666 0 0 0
T68 4513 0 0 0
T69 964874 0 0 0
T71 55819 45 0 0
T72 0 21 0 0
T115 0 58 0 0
T117 0 29 0 0
T118 0 18 0 0
T172 0 7 0 0
T173 0 33 0 0
T174 0 15 0 0
T175 0 25 0 0
T176 0 34 0 0
T177 4681 0 0 0
T178 2131 0 0 0
T179 40123 0 0 0
T180 4402 0 0 0
T181 23803 0 0 0

sideload_clear_rd_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 28825091 2982 0 0
T23 30696 0 0 0
T39 7666 0 0 0
T68 4513 0 0 0
T69 964874 0 0 0
T71 55819 64 0 0
T72 0 45 0 0
T115 0 12 0 0
T117 0 2 0 0
T118 0 36 0 0
T172 0 15 0 0
T173 0 24 0 0
T174 0 21 0 0
T175 0 27 0 0
T176 0 51 0 0
T177 4681 0 0 0
T178 2131 0 0 0
T179 40123 0 0 0
T180 4402 0 0 0
T181 23803 0 0 0

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%