Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.74 99.03 97.75 98.53 100.00 99.01 98.63 91.19


Total test records in report: 1077
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html

T384 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/43.keymgr_kmac_rsp_err.1407376625 Oct 12 02:36:43 AM UTC 24 Oct 12 02:36:48 AM UTC 24 114146587 ps
T817 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/43.keymgr_sw_invalid_input.815758765 Oct 12 02:36:43 AM UTC 24 Oct 12 02:36:48 AM UTC 24 207451055 ps
T818 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/38.keymgr_stress_all_with_rand_reset.1463970815 Oct 12 02:36:13 AM UTC 24 Oct 12 02:36:48 AM UTC 24 702350586 ps
T819 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/40.keymgr_stress_all_with_rand_reset.3858044602 Oct 12 02:36:26 AM UTC 24 Oct 12 02:36:49 AM UTC 24 679141978 ps
T820 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/43.keymgr_custom_cm.3556557420 Oct 12 02:36:43 AM UTC 24 Oct 12 02:36:49 AM UTC 24 740482619 ps
T821 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/38.keymgr_sideload_kmac.3122494584 Oct 12 02:36:12 AM UTC 24 Oct 12 02:36:51 AM UTC 24 2782940350 ps
T196 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/41.keymgr_stress_all_with_rand_reset.1479882307 Oct 12 02:36:31 AM UTC 24 Oct 12 02:36:51 AM UTC 24 484463022 ps
T822 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/43.keymgr_random.3962619711 Oct 12 02:36:42 AM UTC 24 Oct 12 02:36:51 AM UTC 24 296285956 ps
T823 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/45.keymgr_sideload_otbn.2995386786 Oct 12 02:36:46 AM UTC 24 Oct 12 02:36:52 AM UTC 24 54687696 ps
T824 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/45.keymgr_sideload_aes.1014261586 Oct 12 02:36:46 AM UTC 24 Oct 12 02:36:53 AM UTC 24 123985275 ps
T186 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/43.keymgr_sync_async_fault_cross.756027562 Oct 12 02:36:43 AM UTC 24 Oct 12 02:36:53 AM UTC 24 1287497873 ps
T825 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/40.keymgr_sw_invalid_input.1189261282 Oct 12 02:36:21 AM UTC 24 Oct 12 02:36:53 AM UTC 24 1361845802 ps
T826 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/45.keymgr_sideload_kmac.1319339787 Oct 12 02:36:46 AM UTC 24 Oct 12 02:36:54 AM UTC 24 378634453 ps
T827 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/43.keymgr_direct_to_disabled.2059359974 Oct 12 02:36:43 AM UTC 24 Oct 12 02:36:55 AM UTC 24 1218200209 ps
T828 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/42.keymgr_stress_all_with_rand_reset.850756389 Oct 12 02:36:39 AM UTC 24 Oct 12 02:36:55 AM UTC 24 386437463 ps
T829 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/46.keymgr_hwsw_invalid_input.199251893 Oct 12 02:36:53 AM UTC 24 Oct 12 02:36:57 AM UTC 24 45903129 ps
T830 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/46.keymgr_sideload_protect.1637224148 Oct 12 02:36:54 AM UTC 24 Oct 12 02:36:58 AM UTC 24 276101267 ps
T390 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/40.keymgr_stress_all.645977838 Oct 12 02:36:25 AM UTC 24 Oct 12 02:36:58 AM UTC 24 4176120606 ps
T239 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/45.keymgr_stress_all_with_rand_reset.4246331524 Oct 12 02:36:49 AM UTC 24 Oct 12 02:36:59 AM UTC 24 618820837 ps
T831 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/45.keymgr_alert_test.1611070525 Oct 12 02:36:49 AM UTC 24 Oct 12 02:37:01 AM UTC 24 15371233 ps
T832 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/45.keymgr_random.2206453425 Oct 12 02:36:46 AM UTC 24 Oct 12 02:37:02 AM UTC 24 3950916893 ps
T833 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/47.keymgr_sideload_kmac.2528945063 Oct 12 02:37:00 AM UTC 24 Oct 12 02:37:02 AM UTC 24 90242305 ps
T347 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/43.keymgr_stress_all_with_rand_reset.3390001161 Oct 12 02:36:43 AM UTC 24 Oct 12 02:37:02 AM UTC 24 639917971 ps
T834 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/45.keymgr_sideload.3089703596 Oct 12 02:36:46 AM UTC 24 Oct 12 02:37:03 AM UTC 24 54328455 ps
T835 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/46.keymgr_sideload_kmac.1573678974 Oct 12 02:36:49 AM UTC 24 Oct 12 02:37:03 AM UTC 24 923468896 ps
T836 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/46.keymgr_sw_invalid_input.2346456124 Oct 12 02:36:52 AM UTC 24 Oct 12 02:37:03 AM UTC 24 54526089 ps
T837 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/47.keymgr_smoke.3402068611 Oct 12 02:36:59 AM UTC 24 Oct 12 02:37:03 AM UTC 24 124116405 ps
T838 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/46.keymgr_smoke.3376049490 Oct 12 02:36:49 AM UTC 24 Oct 12 02:37:04 AM UTC 24 90269157 ps
T839 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/46.keymgr_sideload_aes.2872897474 Oct 12 02:36:50 AM UTC 24 Oct 12 02:37:04 AM UTC 24 64379651 ps
T233 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/37.keymgr_stress_all.117304985 Oct 12 02:36:12 AM UTC 24 Oct 12 02:37:04 AM UTC 24 2560706748 ps
T418 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/41.keymgr_sw_invalid_input.2905001029 Oct 12 02:36:30 AM UTC 24 Oct 12 02:37:05 AM UTC 24 4374290551 ps
T840 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/46.keymgr_alert_test.3248171868 Oct 12 02:36:58 AM UTC 24 Oct 12 02:37:05 AM UTC 24 18110878 ps
T219 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/42.keymgr_stress_all.3196491754 Oct 12 02:36:39 AM UTC 24 Oct 12 02:37:06 AM UTC 24 2988162026 ps
T207 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/45.keymgr_sync_async_fault_cross.3309192163 Oct 12 02:36:48 AM UTC 24 Oct 12 02:37:07 AM UTC 24 442616199 ps
T841 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/47.keymgr_direct_to_disabled.3268282064 Oct 12 02:37:03 AM UTC 24 Oct 12 02:37:07 AM UTC 24 44302804 ps
T842 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/46.keymgr_custom_cm.696755868 Oct 12 02:36:54 AM UTC 24 Oct 12 02:37:07 AM UTC 24 806475841 ps
T366 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/45.keymgr_stress_all.3362478583 Oct 12 02:36:49 AM UTC 24 Oct 12 02:37:07 AM UTC 24 1518756537 ps
T843 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/45.keymgr_hwsw_invalid_input.3728972178 Oct 12 02:36:48 AM UTC 24 Oct 12 02:37:08 AM UTC 24 120675267 ps
T844 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/46.keymgr_direct_to_disabled.2121670654 Oct 12 02:36:52 AM UTC 24 Oct 12 02:37:08 AM UTC 24 26055535 ps
T845 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/45.keymgr_lc_disable.184702582 Oct 12 02:36:47 AM UTC 24 Oct 12 02:37:08 AM UTC 24 63910546 ps
T846 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/45.keymgr_kmac_rsp_err.1061756636 Oct 12 02:36:48 AM UTC 24 Oct 12 02:37:08 AM UTC 24 72530194 ps
T847 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/45.keymgr_sideload_protect.3633550998 Oct 12 02:36:48 AM UTC 24 Oct 12 02:37:08 AM UTC 24 525118360 ps
T848 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/47.keymgr_sideload_otbn.264891559 Oct 12 02:37:02 AM UTC 24 Oct 12 02:37:08 AM UTC 24 94582220 ps
T849 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/47.keymgr_random.4020384621 Oct 12 02:37:03 AM UTC 24 Oct 12 02:37:08 AM UTC 24 47529099 ps
T850 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/44.keymgr_hwsw_invalid_input.703629853 Oct 12 02:36:45 AM UTC 24 Oct 12 02:37:08 AM UTC 24 100371891 ps
T851 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/46.keymgr_cfg_regwen.2127631223 Oct 12 02:36:52 AM UTC 24 Oct 12 02:37:09 AM UTC 24 34202545 ps
T391 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/47.keymgr_cfg_regwen.2245769192 Oct 12 02:37:03 AM UTC 24 Oct 12 02:37:09 AM UTC 24 197205417 ps
T852 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/46.keymgr_kmac_rsp_err.1691940014 Oct 12 02:36:54 AM UTC 24 Oct 12 02:37:09 AM UTC 24 581769868 ps
T853 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/47.keymgr_sw_invalid_input.3236046145 Oct 12 02:37:04 AM UTC 24 Oct 12 02:37:09 AM UTC 24 79024189 ps
T272 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/36.keymgr_stress_all.61132247 Oct 12 02:36:05 AM UTC 24 Oct 12 02:37:09 AM UTC 24 6476601684 ps
T854 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/46.keymgr_random.327459930 Oct 12 02:36:52 AM UTC 24 Oct 12 02:37:09 AM UTC 24 73593875 ps
T348 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/45.keymgr_direct_to_disabled.2784878920 Oct 12 02:36:47 AM UTC 24 Oct 12 02:37:09 AM UTC 24 535604704 ps
T855 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/46.keymgr_lc_disable.3391932090 Oct 12 02:36:52 AM UTC 24 Oct 12 02:37:10 AM UTC 24 346387986 ps
T856 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/47.keymgr_kmac_rsp_err.3352472220 Oct 12 02:37:05 AM UTC 24 Oct 12 02:37:10 AM UTC 24 163133231 ps
T857 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/47.keymgr_sideload_aes.1689385559 Oct 12 02:37:02 AM UTC 24 Oct 12 02:37:10 AM UTC 24 452089335 ps
T858 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/44.keymgr_lc_disable.2141266338 Oct 12 02:36:45 AM UTC 24 Oct 12 02:37:10 AM UTC 24 311885205 ps
T138 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/45.keymgr_custom_cm.3711836203 Oct 12 02:36:48 AM UTC 24 Oct 12 02:37:10 AM UTC 24 664011731 ps
T859 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/46.keymgr_stress_all.1037714868 Oct 12 02:36:55 AM UTC 24 Oct 12 02:37:10 AM UTC 24 336502367 ps
T860 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/46.keymgr_sideload_otbn.3178156538 Oct 12 02:36:50 AM UTC 24 Oct 12 02:37:11 AM UTC 24 4250949706 ps
T861 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/46.keymgr_sync_async_fault_cross.748050580 Oct 12 02:36:55 AM UTC 24 Oct 12 02:37:11 AM UTC 24 1074755113 ps
T862 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/44.keymgr_alert_test.2171573196 Oct 12 02:36:46 AM UTC 24 Oct 12 02:37:11 AM UTC 24 118349343 ps
T863 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/44.keymgr_sw_invalid_input.1597775242 Oct 12 02:36:45 AM UTC 24 Oct 12 02:37:11 AM UTC 24 1063692134 ps
T864 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/44.keymgr_kmac_rsp_err.3651205563 Oct 12 02:36:46 AM UTC 24 Oct 12 02:37:11 AM UTC 24 85681990 ps
T865 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/45.keymgr_cfg_regwen.489005967 Oct 12 02:36:47 AM UTC 24 Oct 12 02:37:12 AM UTC 24 146094884 ps
T866 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/47.keymgr_alert_test.3265206729 Oct 12 02:37:06 AM UTC 24 Oct 12 02:37:12 AM UTC 24 47818001 ps
T320 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/47.keymgr_sideload_protect.1474834032 Oct 12 02:37:05 AM UTC 24 Oct 12 02:37:12 AM UTC 24 358232828 ps
T227 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/48.keymgr_custom_cm.1552381904 Oct 12 02:37:08 AM UTC 24 Oct 12 02:37:12 AM UTC 24 195915044 ps
T867 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/47.keymgr_lc_disable.3435504707 Oct 12 02:37:03 AM UTC 24 Oct 12 02:37:13 AM UTC 24 306115245 ps
T868 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/45.keymgr_smoke.804079439 Oct 12 02:36:46 AM UTC 24 Oct 12 02:37:13 AM UTC 24 137924784 ps
T869 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/48.keymgr_direct_to_disabled.4216014748 Oct 12 02:37:08 AM UTC 24 Oct 12 02:37:13 AM UTC 24 128782384 ps
T870 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/47.keymgr_custom_cm.1027915779 Oct 12 02:37:05 AM UTC 24 Oct 12 02:37:13 AM UTC 24 260305636 ps
T871 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/47.keymgr_sync_async_fault_cross.3237854659 Oct 12 02:37:06 AM UTC 24 Oct 12 02:37:13 AM UTC 24 121105976 ps
T872 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/44.keymgr_sync_async_fault_cross.4265376687 Oct 12 02:36:46 AM UTC 24 Oct 12 02:37:13 AM UTC 24 110925846 ps
T416 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/48.keymgr_cfg_regwen.3713630808 Oct 12 02:37:08 AM UTC 24 Oct 12 02:37:13 AM UTC 24 32804874 ps
T408 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/36.keymgr_sw_invalid_input.731719416 Oct 12 02:36:04 AM UTC 24 Oct 12 02:37:13 AM UTC 24 25901300958 ps
T873 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/48.keymgr_smoke.2966700742 Oct 12 02:37:07 AM UTC 24 Oct 12 02:37:14 AM UTC 24 56990417 ps
T237 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/48.keymgr_lc_disable.3347796003 Oct 12 02:37:08 AM UTC 24 Oct 12 02:37:14 AM UTC 24 116133468 ps
T425 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/48.keymgr_kmac_rsp_err.4218584289 Oct 12 02:37:08 AM UTC 24 Oct 12 02:37:14 AM UTC 24 454265077 ps
T874 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/48.keymgr_sideload.218536155 Oct 12 02:37:07 AM UTC 24 Oct 12 02:37:14 AM UTC 24 380478299 ps
T875 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/48.keymgr_sw_invalid_input.2893152644 Oct 12 02:37:08 AM UTC 24 Oct 12 02:37:14 AM UTC 24 308116722 ps
T876 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/48.keymgr_random.1045291535 Oct 12 02:37:07 AM UTC 24 Oct 12 02:37:14 AM UTC 24 72631132 ps
T877 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/44.keymgr_sideload_protect.1815839286 Oct 12 02:36:46 AM UTC 24 Oct 12 02:37:14 AM UTC 24 594528933 ps
T878 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/48.keymgr_sideload_kmac.1095567241 Oct 12 02:37:07 AM UTC 24 Oct 12 02:37:14 AM UTC 24 452037751 ps
T879 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/48.keymgr_sideload_aes.1898116715 Oct 12 02:37:07 AM UTC 24 Oct 12 02:37:15 AM UTC 24 249527794 ps
T245 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/48.keymgr_hwsw_invalid_input.2118563056 Oct 12 02:37:08 AM UTC 24 Oct 12 02:37:15 AM UTC 24 436374652 ps
T880 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/49.keymgr_sideload_kmac.3859714401 Oct 12 02:37:10 AM UTC 24 Oct 12 02:37:16 AM UTC 24 87199025 ps
T881 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/48.keymgr_sideload_protect.1116246231 Oct 12 02:37:08 AM UTC 24 Oct 12 02:37:16 AM UTC 24 920733453 ps
T882 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/49.keymgr_sideload_aes.1165026028 Oct 12 02:37:10 AM UTC 24 Oct 12 02:37:17 AM UTC 24 605364814 ps
T883 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/49.keymgr_random.3075838347 Oct 12 02:37:10 AM UTC 24 Oct 12 02:37:18 AM UTC 24 64277087 ps
T220 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/38.keymgr_stress_all.2644558515 Oct 12 02:36:13 AM UTC 24 Oct 12 02:37:18 AM UTC 24 5641803356 ps
T884 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/49.keymgr_sideload_protect.3670346945 Oct 12 02:37:12 AM UTC 24 Oct 12 02:37:20 AM UTC 24 91210469 ps
T885 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/49.keymgr_hwsw_invalid_input.3007253705 Oct 12 02:37:12 AM UTC 24 Oct 12 02:37:20 AM UTC 24 130287589 ps
T886 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/47.keymgr_stress_all_with_rand_reset.1285440053 Oct 12 02:37:06 AM UTC 24 Oct 12 02:37:21 AM UTC 24 1381024038 ps
T887 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/49.keymgr_alert_test.170064653 Oct 12 02:37:12 AM UTC 24 Oct 12 02:37:21 AM UTC 24 11331397 ps
T888 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/49.keymgr_sw_invalid_input.2130877015 Oct 12 02:37:12 AM UTC 24 Oct 12 02:37:21 AM UTC 24 188570164 ps
T889 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/49.keymgr_custom_cm.1676047677 Oct 12 02:37:12 AM UTC 24 Oct 12 02:37:22 AM UTC 24 149011026 ps
T890 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/48.keymgr_alert_test.1797103290 Oct 12 02:37:10 AM UTC 24 Oct 12 02:37:22 AM UTC 24 47737956 ps
T891 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/49.keymgr_kmac_rsp_err.3235512508 Oct 12 02:37:12 AM UTC 24 Oct 12 02:37:22 AM UTC 24 230216822 ps
T892 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/48.keymgr_sync_async_fault_cross.65541507 Oct 12 02:37:10 AM UTC 24 Oct 12 02:37:23 AM UTC 24 64971934 ps
T893 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/49.keymgr_sideload.2164316801 Oct 12 02:37:10 AM UTC 24 Oct 12 02:37:24 AM UTC 24 34350938 ps
T894 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/49.keymgr_sync_async_fault_cross.3691629771 Oct 12 02:37:12 AM UTC 24 Oct 12 02:37:24 AM UTC 24 83535033 ps
T895 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/48.keymgr_sideload_otbn.1386175740 Oct 12 02:37:07 AM UTC 24 Oct 12 02:37:25 AM UTC 24 155628963 ps
T896 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/49.keymgr_smoke.3313851356 Oct 12 02:37:10 AM UTC 24 Oct 12 02:37:26 AM UTC 24 77941151 ps
T897 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/49.keymgr_stress_all_with_rand_reset.3842888741 Oct 12 02:37:12 AM UTC 24 Oct 12 02:37:26 AM UTC 24 105945244 ps
T898 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/49.keymgr_cfg_regwen.3442105615 Oct 12 02:37:10 AM UTC 24 Oct 12 02:37:27 AM UTC 24 52391946 ps
T899 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/44.keymgr_stress_all_with_rand_reset.2510546917 Oct 12 02:36:46 AM UTC 24 Oct 12 02:37:27 AM UTC 24 2881581766 ps
T900 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/47.keymgr_sideload.1451936144 Oct 12 02:37:00 AM UTC 24 Oct 12 02:37:30 AM UTC 24 1247238780 ps
T901 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/47.keymgr_hwsw_invalid_input.896126932 Oct 12 02:37:04 AM UTC 24 Oct 12 02:37:31 AM UTC 24 1923434319 ps
T902 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/45.keymgr_sw_invalid_input.1225577301 Oct 12 02:36:48 AM UTC 24 Oct 12 02:37:31 AM UTC 24 964016622 ps
T903 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/49.keymgr_direct_to_disabled.4212301360 Oct 12 02:37:10 AM UTC 24 Oct 12 02:37:32 AM UTC 24 1457996411 ps
T273 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/43.keymgr_stress_all.2628649825 Oct 12 02:36:43 AM UTC 24 Oct 12 02:37:33 AM UTC 24 24881575094 ps
T904 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/49.keymgr_sideload_otbn.2287915329 Oct 12 02:37:10 AM UTC 24 Oct 12 02:37:35 AM UTC 24 3015106214 ps
T236 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/49.keymgr_lc_disable.2192707021 Oct 12 02:37:12 AM UTC 24 Oct 12 02:37:36 AM UTC 24 2982083928 ps
T905 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/46.keymgr_sideload.2914623002 Oct 12 02:36:49 AM UTC 24 Oct 12 02:37:41 AM UTC 24 7200685312 ps
T163 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/44.keymgr_stress_all.3146966768 Oct 12 02:36:46 AM UTC 24 Oct 12 02:37:48 AM UTC 24 1210359727 ps
T241 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/44.keymgr_custom_cm.1245389579 Oct 12 02:36:46 AM UTC 24 Oct 12 02:37:48 AM UTC 24 2542813214 ps
T906 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/15.keymgr_stress_all.860694530 Oct 12 02:34:37 AM UTC 24 Oct 12 02:37:51 AM UTC 24 9451200764 ps
T907 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/47.keymgr_stress_all.1912432396 Oct 12 02:37:06 AM UTC 24 Oct 12 02:37:56 AM UTC 24 7231543915 ps
T908 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/49.keymgr_stress_all.4065922393 Oct 12 02:37:12 AM UTC 24 Oct 12 02:38:02 AM UTC 24 6642917540 ps
T372 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/35.keymgr_stress_all.4138970214 Oct 12 02:36:00 AM UTC 24 Oct 12 02:38:17 AM UTC 24 4721668528 ps
T909 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/48.keymgr_stress_all.2254778211 Oct 12 02:37:10 AM UTC 24 Oct 12 02:38:43 AM UTC 24 15555788048 ps
T238 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/default/22.keymgr_stress_all.2707911507 Oct 12 02:35:12 AM UTC 24 Oct 12 02:44:12 AM UTC 24 57898632930 ps
T131 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/0.keymgr_shadow_reg_errors.1613574142 Oct 12 02:19:55 AM UTC 24 Oct 12 02:20:00 AM UTC 24 242861519 ps
T910 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/0.keymgr_intr_test.1772891238 Oct 12 02:20:00 AM UTC 24 Oct 12 02:20:02 AM UTC 24 45258932 ps
T168 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/0.keymgr_csr_hw_reset.1934690534 Oct 12 02:20:00 AM UTC 24 Oct 12 02:20:03 AM UTC 24 43332616 ps
T197 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/0.keymgr_tl_errors.357708502 Oct 12 02:19:58 AM UTC 24 Oct 12 02:20:04 AM UTC 24 606803493 ps
T169 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/0.keymgr_tl_intg_err.2259234084 Oct 12 02:19:59 AM UTC 24 Oct 12 02:20:06 AM UTC 24 601862461 ps
T117 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/0.keymgr_csr_rw.1328177523 Oct 12 02:20:03 AM UTC 24 Oct 12 02:20:06 AM UTC 24 35495360 ps
T191 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/0.keymgr_csr_mem_rw_with_rand_reset.2103790704 Oct 12 02:20:07 AM UTC 24 Oct 12 02:20:11 AM UTC 24 48763567 ps
T118 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/0.keymgr_same_csr_outstanding.1219322174 Oct 12 02:20:05 AM UTC 24 Oct 12 02:20:11 AM UTC 24 90748360 ps
T198 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/0.keymgr_csr_aliasing.2310595107 Oct 12 02:20:04 AM UTC 24 Oct 12 02:20:12 AM UTC 24 257953296 ps
T132 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/1.keymgr_shadow_reg_errors.599018898 Oct 12 02:20:08 AM UTC 24 Oct 12 02:20:13 AM UTC 24 117014128 ps
T119 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/0.keymgr_shadow_reg_errors_with_csr_rw.3520165650 Oct 12 02:19:55 AM UTC 24 Oct 12 02:20:14 AM UTC 24 409773375 ps
T911 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/1.keymgr_tl_errors.2982258176 Oct 12 02:20:12 AM UTC 24 Oct 12 02:20:16 AM UTC 24 44864565 ps
T912 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/1.keymgr_intr_test.4038625454 Oct 12 02:20:14 AM UTC 24 Oct 12 02:20:16 AM UTC 24 15735059 ps
T913 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/1.keymgr_csr_hw_reset.1605145995 Oct 12 02:20:15 AM UTC 24 Oct 12 02:20:18 AM UTC 24 67740496 ps
T120 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/1.keymgr_shadow_reg_errors_with_csr_rw.551856017 Oct 12 02:20:12 AM UTC 24 Oct 12 02:20:19 AM UTC 24 92484579 ps
T914 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/1.keymgr_csr_rw.3318503276 Oct 12 02:20:17 AM UTC 24 Oct 12 02:20:19 AM UTC 24 20585773 ps
T430 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/1.keymgr_tl_intg_err.383507714 Oct 12 02:20:13 AM UTC 24 Oct 12 02:20:20 AM UTC 24 270118112 ps
T915 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/0.keymgr_csr_bit_bash.3417622454 Oct 12 02:20:03 AM UTC 24 Oct 12 02:20:21 AM UTC 24 486936552 ps
T916 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/1.keymgr_csr_mem_rw_with_rand_reset.1740171772 Oct 12 02:20:19 AM UTC 24 Oct 12 02:20:22 AM UTC 24 30167664 ps
T121 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/1.keymgr_same_csr_outstanding.818226365 Oct 12 02:20:18 AM UTC 24 Oct 12 02:20:24 AM UTC 24 103053607 ps
T133 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/2.keymgr_shadow_reg_errors.1329845395 Oct 12 02:20:20 AM UTC 24 Oct 12 02:20:25 AM UTC 24 280373682 ps
T917 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/2.keymgr_intr_test.1388104210 Oct 12 02:20:24 AM UTC 24 Oct 12 02:20:26 AM UTC 24 13202896 ps
T918 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/2.keymgr_csr_hw_reset.1750353296 Oct 12 02:20:25 AM UTC 24 Oct 12 02:20:27 AM UTC 24 17250820 ps
T919 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/1.keymgr_csr_aliasing.162269689 Oct 12 02:20:17 AM UTC 24 Oct 12 02:20:28 AM UTC 24 772009127 ps
T920 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/2.keymgr_tl_errors.1172580365 Oct 12 02:20:21 AM UTC 24 Oct 12 02:20:28 AM UTC 24 110789037 ps
T921 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/1.keymgr_csr_bit_bash.1588593096 Oct 12 02:20:17 AM UTC 24 Oct 12 02:20:29 AM UTC 24 132349175 ps
T122 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/2.keymgr_csr_rw.3357361800 Oct 12 02:20:26 AM UTC 24 Oct 12 02:20:29 AM UTC 24 97654081 ps
T922 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/2.keymgr_csr_mem_rw_with_rand_reset.2675047878 Oct 12 02:20:29 AM UTC 24 Oct 12 02:20:32 AM UTC 24 27882024 ps
T177 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/2.keymgr_tl_intg_err.4129528829 Oct 12 02:20:23 AM UTC 24 Oct 12 02:20:34 AM UTC 24 562954944 ps
T135 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/3.keymgr_shadow_reg_errors.2591363569 Oct 12 02:20:29 AM UTC 24 Oct 12 02:20:34 AM UTC 24 249654732 ps
T123 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/2.keymgr_same_csr_outstanding.932212862 Oct 12 02:20:29 AM UTC 24 Oct 12 02:20:36 AM UTC 24 441183016 ps
T923 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/3.keymgr_intr_test.4215608250 Oct 12 02:20:34 AM UTC 24 Oct 12 02:20:37 AM UTC 24 42594869 ps
T124 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/2.keymgr_csr_aliasing.2065392693 Oct 12 02:20:28 AM UTC 24 Oct 12 02:20:38 AM UTC 24 261045753 ps
T924 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/3.keymgr_csr_hw_reset.336194296 Oct 12 02:20:36 AM UTC 24 Oct 12 02:20:38 AM UTC 24 30020799 ps
T925 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/3.keymgr_tl_errors.3987537801 Oct 12 02:20:32 AM UTC 24 Oct 12 02:20:39 AM UTC 24 3169199221 ps
T125 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/2.keymgr_shadow_reg_errors_with_csr_rw.3647091101 Oct 12 02:20:20 AM UTC 24 Oct 12 02:20:39 AM UTC 24 379057951 ps
T126 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/3.keymgr_csr_rw.1931459463 Oct 12 02:20:37 AM UTC 24 Oct 12 02:20:39 AM UTC 24 27901399 ps
T432 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/3.keymgr_tl_intg_err.3721593037 Oct 12 02:20:34 AM UTC 24 Oct 12 02:20:42 AM UTC 24 106862272 ps
T926 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/3.keymgr_same_csr_outstanding.2495786372 Oct 12 02:20:39 AM UTC 24 Oct 12 02:20:42 AM UTC 24 110708928 ps
T134 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/3.keymgr_shadow_reg_errors_with_csr_rw.3633148139 Oct 12 02:20:30 AM UTC 24 Oct 12 02:20:43 AM UTC 24 5394570021 ps
T927 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/4.keymgr_shadow_reg_errors.40156891 Oct 12 02:20:40 AM UTC 24 Oct 12 02:20:44 AM UTC 24 182094126 ps
T928 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/3.keymgr_csr_mem_rw_with_rand_reset.3856037849 Oct 12 02:20:40 AM UTC 24 Oct 12 02:20:44 AM UTC 24 42764280 ps
T929 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/4.keymgr_intr_test.1686287296 Oct 12 02:20:43 AM UTC 24 Oct 12 02:20:45 AM UTC 24 18806226 ps
T930 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/2.keymgr_csr_bit_bash.414865356 Oct 12 02:20:27 AM UTC 24 Oct 12 02:20:46 AM UTC 24 4304147369 ps
T931 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/4.keymgr_csr_hw_reset.3753775430 Oct 12 02:20:44 AM UTC 24 Oct 12 02:20:47 AM UTC 24 21851364 ps
T932 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/4.keymgr_tl_errors.3914228535 Oct 12 02:20:43 AM UTC 24 Oct 12 02:20:47 AM UTC 24 316240558 ps
T933 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/4.keymgr_csr_rw.195596682 Oct 12 02:20:44 AM UTC 24 Oct 12 02:20:47 AM UTC 24 56985832 ps
T934 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/3.keymgr_csr_aliasing.1520175666 Oct 12 02:20:39 AM UTC 24 Oct 12 02:20:48 AM UTC 24 184406806 ps
T935 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/4.keymgr_same_csr_outstanding.3656953579 Oct 12 02:20:47 AM UTC 24 Oct 12 02:20:50 AM UTC 24 108650392 ps
T936 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/4.keymgr_csr_mem_rw_with_rand_reset.243861205 Oct 12 02:20:48 AM UTC 24 Oct 12 02:20:51 AM UTC 24 28485478 ps
T937 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/5.keymgr_tl_errors.1765660235 Oct 12 02:20:49 AM UTC 24 Oct 12 02:20:53 AM UTC 24 311305767 ps
T938 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/5.keymgr_shadow_reg_errors.251703034 Oct 12 02:20:48 AM UTC 24 Oct 12 02:20:53 AM UTC 24 192166920 ps
T939 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/3.keymgr_csr_bit_bash.662591315 Oct 12 02:20:38 AM UTC 24 Oct 12 02:20:54 AM UTC 24 922109344 ps
T940 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/5.keymgr_intr_test.3251279266 Oct 12 02:20:52 AM UTC 24 Oct 12 02:20:54 AM UTC 24 8881563 ps
T941 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/5.keymgr_shadow_reg_errors_with_csr_rw.1181650514 Oct 12 02:20:49 AM UTC 24 Oct 12 02:20:57 AM UTC 24 219417263 ps
T942 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/4.keymgr_shadow_reg_errors_with_csr_rw.3940769325 Oct 12 02:20:40 AM UTC 24 Oct 12 02:20:57 AM UTC 24 1768022456 ps
T943 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/5.keymgr_csr_rw.2317247508 Oct 12 02:20:54 AM UTC 24 Oct 12 02:20:57 AM UTC 24 65103459 ps
T944 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/4.keymgr_csr_aliasing.260448358 Oct 12 02:20:47 AM UTC 24 Oct 12 02:20:57 AM UTC 24 1023630138 ps
T945 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/5.keymgr_csr_mem_rw_with_rand_reset.508617576 Oct 12 02:20:54 AM UTC 24 Oct 12 02:20:58 AM UTC 24 57935852 ps
T174 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/4.keymgr_tl_intg_err.3038433340 Oct 12 02:20:43 AM UTC 24 Oct 12 02:20:58 AM UTC 24 324708529 ps
T946 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/5.keymgr_same_csr_outstanding.93008947 Oct 12 02:20:54 AM UTC 24 Oct 12 02:20:58 AM UTC 24 436899298 ps
T178 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/5.keymgr_tl_intg_err.1675751763 Oct 12 02:20:51 AM UTC 24 Oct 12 02:20:59 AM UTC 24 382962734 ps
T947 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/4.keymgr_csr_bit_bash.227346037 Oct 12 02:20:45 AM UTC 24 Oct 12 02:21:00 AM UTC 24 267996546 ps
T948 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/6.keymgr_intr_test.2918490465 Oct 12 02:20:59 AM UTC 24 Oct 12 02:21:01 AM UTC 24 13039865 ps
T949 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/6.keymgr_csr_rw.1373321762 Oct 12 02:20:59 AM UTC 24 Oct 12 02:21:02 AM UTC 24 40792745 ps
T950 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/6.keymgr_shadow_reg_errors.3062963553 Oct 12 02:20:55 AM UTC 24 Oct 12 02:21:02 AM UTC 24 194011500 ps
T187 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/6.keymgr_tl_intg_err.2567534637 Oct 12 02:20:57 AM UTC 24 Oct 12 02:21:02 AM UTC 24 185074631 ps
T951 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/6.keymgr_csr_mem_rw_with_rand_reset.3371150923 Oct 12 02:21:00 AM UTC 24 Oct 12 02:21:03 AM UTC 24 81506061 ps
T952 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/6.keymgr_same_csr_outstanding.2527484444 Oct 12 02:20:59 AM UTC 24 Oct 12 02:21:03 AM UTC 24 139425175 ps
T953 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/6.keymgr_tl_errors.2809280738 Oct 12 02:20:57 AM UTC 24 Oct 12 02:21:04 AM UTC 24 291972044 ps
T954 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/7.keymgr_intr_test.2097911010 Oct 12 02:21:03 AM UTC 24 Oct 12 02:21:05 AM UTC 24 15968185 ps
T955 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/7.keymgr_csr_rw.3638653418 Oct 12 02:21:03 AM UTC 24 Oct 12 02:21:06 AM UTC 24 97303296 ps
T956 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/7.keymgr_shadow_reg_errors.1539888803 Oct 12 02:21:00 AM UTC 24 Oct 12 02:21:07 AM UTC 24 330439175 ps
T957 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/7.keymgr_same_csr_outstanding.3741281711 Oct 12 02:21:04 AM UTC 24 Oct 12 02:21:07 AM UTC 24 232638972 ps
T958 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/7.keymgr_tl_errors.2706614238 Oct 12 02:21:02 AM UTC 24 Oct 12 02:21:07 AM UTC 24 310745783 ps
T188 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/7.keymgr_tl_intg_err.831245631 Oct 12 02:21:02 AM UTC 24 Oct 12 02:21:08 AM UTC 24 255445594 ps
T959 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/7.keymgr_csr_mem_rw_with_rand_reset.2410686755 Oct 12 02:21:04 AM UTC 24 Oct 12 02:21:09 AM UTC 24 105287382 ps
T960 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/8.keymgr_intr_test.1390553880 Oct 12 02:21:09 AM UTC 24 Oct 12 02:21:11 AM UTC 24 19328808 ps
T961 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/8.keymgr_shadow_reg_errors.4280451471 Oct 12 02:21:04 AM UTC 24 Oct 12 02:21:09 AM UTC 24 306130710 ps
T962 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/8.keymgr_csr_rw.3970025633 Oct 12 02:21:09 AM UTC 24 Oct 12 02:21:11 AM UTC 24 64673929 ps
T963 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/7.keymgr_shadow_reg_errors_with_csr_rw.983398104 Oct 12 02:21:01 AM UTC 24 Oct 12 02:21:13 AM UTC 24 211359082 ps
T964 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/8.keymgr_same_csr_outstanding.974480545 Oct 12 02:21:09 AM UTC 24 Oct 12 02:21:13 AM UTC 24 72687899 ps
T965 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/6.keymgr_shadow_reg_errors_with_csr_rw.3226955190 Oct 12 02:20:57 AM UTC 24 Oct 12 02:21:13 AM UTC 24 2850362659 ps
T175 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/8.keymgr_tl_intg_err.275381886 Oct 12 02:21:08 AM UTC 24 Oct 12 02:21:14 AM UTC 24 139790176 ps
T966 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/9.keymgr_shadow_reg_errors.3398501415 Oct 12 02:21:10 AM UTC 24 Oct 12 02:21:14 AM UTC 24 231852344 ps
T967 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/17.keymgr_tl_errors.2581002501 Oct 12 02:21:42 AM UTC 24 Oct 12 02:21:46 AM UTC 24 58807470 ps
T968 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/8.keymgr_csr_mem_rw_with_rand_reset.3225818661 Oct 12 02:21:10 AM UTC 24 Oct 12 02:21:14 AM UTC 24 134779847 ps
T969 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/8.keymgr_tl_errors.1935820542 Oct 12 02:21:07 AM UTC 24 Oct 12 02:21:15 AM UTC 24 271411049 ps
T970 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/9.keymgr_intr_test.2891089500 Oct 12 02:21:13 AM UTC 24 Oct 12 02:21:15 AM UTC 24 17467767 ps
T971 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/9.keymgr_csr_rw.1764263941 Oct 12 02:21:14 AM UTC 24 Oct 12 02:21:17 AM UTC 24 13279272 ps
T972 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/17.keymgr_csr_rw.876743571 Oct 12 02:21:44 AM UTC 24 Oct 12 02:21:47 AM UTC 24 13593743 ps
T973 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/9.keymgr_csr_mem_rw_with_rand_reset.1825647564 Oct 12 02:21:14 AM UTC 24 Oct 12 02:21:17 AM UTC 24 48382491 ps
T974 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/9.keymgr_same_csr_outstanding.2752401253 Oct 12 02:21:14 AM UTC 24 Oct 12 02:21:18 AM UTC 24 204013126 ps
T975 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/9.keymgr_tl_errors.480022616 Oct 12 02:21:12 AM UTC 24 Oct 12 02:21:18 AM UTC 24 210408589 ps
T431 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/9.keymgr_tl_intg_err.4048320623 Oct 12 02:21:13 AM UTC 24 Oct 12 02:21:19 AM UTC 24 74572404 ps
T976 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/10.keymgr_intr_test.1374078894 Oct 12 02:21:18 AM UTC 24 Oct 12 02:21:20 AM UTC 24 13079526 ps
T977 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/10.keymgr_shadow_reg_errors.1386521150 Oct 12 02:21:14 AM UTC 24 Oct 12 02:21:20 AM UTC 24 574189135 ps
T978 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/10.keymgr_csr_rw.789497997 Oct 12 02:21:18 AM UTC 24 Oct 12 02:21:20 AM UTC 24 11929760 ps
T171 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/10.keymgr_tl_intg_err.3922956093 Oct 12 02:21:17 AM UTC 24 Oct 12 02:21:21 AM UTC 24 189449943 ps
T979 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/9.keymgr_shadow_reg_errors_with_csr_rw.2987591766 Oct 12 02:21:12 AM UTC 24 Oct 12 02:21:21 AM UTC 24 609316107 ps
T980 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/10.keymgr_tl_errors.1511850018 Oct 12 02:21:16 AM UTC 24 Oct 12 02:21:21 AM UTC 24 313385963 ps
T981 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/10.keymgr_same_csr_outstanding.1653828679 Oct 12 02:21:19 AM UTC 24 Oct 12 02:21:22 AM UTC 24 273967284 ps
T982 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/10.keymgr_csr_mem_rw_with_rand_reset.1396078232 Oct 12 02:21:19 AM UTC 24 Oct 12 02:21:22 AM UTC 24 159164317 ps
T983 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/10.keymgr_shadow_reg_errors_with_csr_rw.3252840749 Oct 12 02:21:16 AM UTC 24 Oct 12 02:21:23 AM UTC 24 306629829 ps
T182 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/15.keymgr_tl_intg_err.1355127109 Oct 12 02:21:35 AM UTC 24 Oct 12 02:21:44 AM UTC 24 521669103 ps
T984 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/16.keymgr_same_csr_outstanding.157103494 Oct 12 02:21:41 AM UTC 24 Oct 12 02:21:45 AM UTC 24 361311845 ps
T985 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/17.keymgr_tl_intg_err.2855040579 Oct 12 02:21:42 AM UTC 24 Oct 12 02:21:47 AM UTC 24 104629719 ps
T986 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/8.keymgr_shadow_reg_errors_with_csr_rw.1123458052 Oct 12 02:21:06 AM UTC 24 Oct 12 02:21:23 AM UTC 24 1354409702 ps
T987 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/11.keymgr_shadow_reg_errors.1501142192 Oct 12 02:21:20 AM UTC 24 Oct 12 02:21:23 AM UTC 24 173622017 ps
T988 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/11.keymgr_intr_test.1821755722 Oct 12 02:21:22 AM UTC 24 Oct 12 02:21:25 AM UTC 24 17366144 ps
T989 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/11.keymgr_csr_rw.3208018702 Oct 12 02:21:22 AM UTC 24 Oct 12 02:21:25 AM UTC 24 56325134 ps
T990 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/11.keymgr_tl_errors.2648312153 Oct 12 02:21:21 AM UTC 24 Oct 12 02:21:26 AM UTC 24 135195646 ps
T991 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/11.keymgr_same_csr_outstanding.1722792163 Oct 12 02:21:22 AM UTC 24 Oct 12 02:21:26 AM UTC 24 116164986 ps
T183 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/11.keymgr_tl_intg_err.1600742380 Oct 12 02:21:21 AM UTC 24 Oct 12 02:21:26 AM UTC 24 52750832 ps
T992 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/12.keymgr_shadow_reg_errors.1165122453 Oct 12 02:21:24 AM UTC 24 Oct 12 02:21:27 AM UTC 24 54766072 ps
T993 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/12.keymgr_intr_test.513443602 Oct 12 02:21:25 AM UTC 24 Oct 12 02:21:27 AM UTC 24 8493815 ps
T994 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/11.keymgr_csr_mem_rw_with_rand_reset.306280670 Oct 12 02:21:23 AM UTC 24 Oct 12 02:21:27 AM UTC 24 197959414 ps
T995 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/12.keymgr_csr_rw.1055269065 Oct 12 02:21:26 AM UTC 24 Oct 12 02:21:28 AM UTC 24 17391803 ps
T996 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/12.keymgr_csr_mem_rw_with_rand_reset.477221650 Oct 12 02:21:26 AM UTC 24 Oct 12 02:21:30 AM UTC 24 52173385 ps
T997 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/12.keymgr_same_csr_outstanding.2868753649 Oct 12 02:21:26 AM UTC 24 Oct 12 02:21:30 AM UTC 24 801440378 ps
T998 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/12.keymgr_tl_errors.730986692 Oct 12 02:21:24 AM UTC 24 Oct 12 02:21:30 AM UTC 24 214764860 ps
T999 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/13.keymgr_intr_test.4066839109 Oct 12 02:21:28 AM UTC 24 Oct 12 02:21:30 AM UTC 24 45637391 ps
T1000 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/12.keymgr_shadow_reg_errors_with_csr_rw.2541075254 Oct 12 02:21:24 AM UTC 24 Oct 12 02:21:31 AM UTC 24 353821080 ps
T1001 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/13.keymgr_shadow_reg_errors.2793633800 Oct 12 02:21:27 AM UTC 24 Oct 12 02:21:31 AM UTC 24 371342767 ps
T1002 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/11.keymgr_shadow_reg_errors_with_csr_rw.1535056986 Oct 12 02:21:21 AM UTC 24 Oct 12 02:21:32 AM UTC 24 216897185 ps
T176 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/12.keymgr_tl_intg_err.2323658546 Oct 12 02:21:24 AM UTC 24 Oct 12 02:21:32 AM UTC 24 279036932 ps
T1003 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/13.keymgr_csr_rw.1004986778 Oct 12 02:21:29 AM UTC 24 Oct 12 02:21:32 AM UTC 24 46827592 ps
T1004 /workspaces/repo/scratch/os_regression_2024_10_11/keymgr-sim-vcs/coverage/cover_reg_top/13.keymgr_tl_errors.974158189 Oct 12 02:21:28 AM UTC 24 Oct 12 02:21:34 AM UTC 24 42717839 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%