Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.76 99.03 98.11 98.40 100.00 99.01 98.63 91.14


Total test records in report: 1080
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html

T184 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/43.keymgr_sync_async_fault_cross.2507768962 Oct 15 12:35:03 AM UTC 24 Oct 15 12:35:08 AM UTC 24 375247812 ps
T809 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/40.keymgr_stress_all_with_rand_reset.1092240426 Oct 15 12:34:47 AM UTC 24 Oct 15 12:35:10 AM UTC 24 2105295424 ps
T810 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/40.keymgr_sideload_aes.2623330669 Oct 15 12:34:43 AM UTC 24 Oct 15 12:35:10 AM UTC 24 2316970018 ps
T811 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/35.keymgr_random.3975735070 Oct 15 12:34:08 AM UTC 24 Oct 15 12:35:11 AM UTC 24 7406526973 ps
T812 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/44.keymgr_sideload.1146398840 Oct 15 12:35:05 AM UTC 24 Oct 15 12:35:11 AM UTC 24 71560487 ps
T813 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/43.keymgr_lc_disable.92277299 Oct 15 12:35:02 AM UTC 24 Oct 15 12:35:11 AM UTC 24 157502618 ps
T814 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/42.keymgr_sideload_otbn.1372851821 Oct 15 12:34:56 AM UTC 24 Oct 15 12:35:12 AM UTC 24 602509416 ps
T815 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/44.keymgr_direct_to_disabled.504265373 Oct 15 12:35:08 AM UTC 24 Oct 15 12:35:12 AM UTC 24 47287133 ps
T816 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/41.keymgr_sideload_protect.851181990 Oct 15 12:34:51 AM UTC 24 Oct 15 12:35:12 AM UTC 24 2936010140 ps
T817 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/44.keymgr_sideload_otbn.1963517592 Oct 15 12:35:07 AM UTC 24 Oct 15 12:35:12 AM UTC 24 137368405 ps
T818 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/43.keymgr_random.3432960234 Oct 15 12:35:00 AM UTC 24 Oct 15 12:35:12 AM UTC 24 1405690955 ps
T819 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/44.keymgr_kmac_rsp_err.1692795262 Oct 15 12:35:08 AM UTC 24 Oct 15 12:35:12 AM UTC 24 77370644 ps
T406 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/44.keymgr_sync_async_fault_cross.2046114166 Oct 15 12:35:09 AM UTC 24 Oct 15 12:35:13 AM UTC 24 52082725 ps
T820 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/44.keymgr_alert_test.1394991698 Oct 15 12:35:12 AM UTC 24 Oct 15 12:35:13 AM UTC 24 34939990 ps
T821 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/44.keymgr_hwsw_invalid_input.3092662761 Oct 15 12:35:08 AM UTC 24 Oct 15 12:35:14 AM UTC 24 722108607 ps
T822 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/44.keymgr_custom_cm.456835020 Oct 15 12:35:09 AM UTC 24 Oct 15 12:35:14 AM UTC 24 381149724 ps
T823 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/44.keymgr_lc_disable.698416144 Oct 15 12:35:08 AM UTC 24 Oct 15 12:35:15 AM UTC 24 222760063 ps
T824 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/44.keymgr_random.3475402332 Oct 15 12:35:07 AM UTC 24 Oct 15 12:35:15 AM UTC 24 677862454 ps
T825 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/44.keymgr_smoke.183357768 Oct 15 12:35:04 AM UTC 24 Oct 15 12:35:15 AM UTC 24 435130400 ps
T826 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/45.keymgr_smoke.1397584291 Oct 15 12:35:12 AM UTC 24 Oct 15 12:35:16 AM UTC 24 59351642 ps
T827 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/44.keymgr_sw_invalid_input.1184844515 Oct 15 12:35:08 AM UTC 24 Oct 15 12:35:16 AM UTC 24 937745778 ps
T828 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/45.keymgr_sideload_kmac.3222827334 Oct 15 12:35:13 AM UTC 24 Oct 15 12:35:17 AM UTC 24 73841078 ps
T829 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/45.keymgr_sideload_otbn.3006500058 Oct 15 12:35:13 AM UTC 24 Oct 15 12:35:17 AM UTC 24 35789459 ps
T830 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/45.keymgr_cfg_regwen.2240851563 Oct 15 12:35:13 AM UTC 24 Oct 15 12:35:17 AM UTC 24 37605730 ps
T831 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/45.keymgr_sideload.3296199345 Oct 15 12:35:13 AM UTC 24 Oct 15 12:35:17 AM UTC 24 80748671 ps
T832 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/39.keymgr_sw_invalid_input.3864716774 Oct 15 12:34:41 AM UTC 24 Oct 15 12:35:17 AM UTC 24 2882509478 ps
T833 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/45.keymgr_direct_to_disabled.84874586 Oct 15 12:35:13 AM UTC 24 Oct 15 12:35:17 AM UTC 24 302897999 ps
T834 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/45.keymgr_sideload_aes.361218093 Oct 15 12:35:13 AM UTC 24 Oct 15 12:35:18 AM UTC 24 206062904 ps
T835 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/45.keymgr_random.1313819380 Oct 15 12:35:13 AM UTC 24 Oct 15 12:35:19 AM UTC 24 427384320 ps
T836 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/47.keymgr_sideload.1594581332 Oct 15 12:35:26 AM UTC 24 Oct 15 12:35:30 AM UTC 24 56067887 ps
T442 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/44.keymgr_cfg_regwen.359376736 Oct 15 12:35:07 AM UTC 24 Oct 15 12:35:20 AM UTC 24 938454017 ps
T837 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/42.keymgr_stress_all.940588352 Oct 15 12:34:59 AM UTC 24 Oct 15 12:35:21 AM UTC 24 3212193179 ps
T838 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/44.keymgr_stress_all.1671331759 Oct 15 12:35:10 AM UTC 24 Oct 15 12:35:21 AM UTC 24 1664604980 ps
T351 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/38.keymgr_stress_all.443422556 Oct 15 12:34:38 AM UTC 24 Oct 15 12:35:22 AM UTC 24 7586897405 ps
T839 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/45.keymgr_sw_invalid_input.3834565670 Oct 15 12:35:20 AM UTC 24 Oct 15 12:35:23 AM UTC 24 111104793 ps
T840 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/47.keymgr_smoke.3300013549 Oct 15 12:35:26 AM UTC 24 Oct 15 12:35:30 AM UTC 24 78527819 ps
T841 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/45.keymgr_alert_test.1802795828 Oct 15 12:35:22 AM UTC 24 Oct 15 12:35:24 AM UTC 24 40486961 ps
T842 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/37.keymgr_stress_all.1630409672 Oct 15 12:34:33 AM UTC 24 Oct 15 12:35:25 AM UTC 24 2978089335 ps
T398 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/46.keymgr_random.2460087520 Oct 15 12:35:22 AM UTC 24 Oct 15 12:35:25 AM UTC 24 135876002 ps
T843 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/46.keymgr_smoke.1668089584 Oct 15 12:35:22 AM UTC 24 Oct 15 12:35:25 AM UTC 24 54551014 ps
T375 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/45.keymgr_sideload_protect.3003739402 Oct 15 12:35:21 AM UTC 24 Oct 15 12:35:25 AM UTC 24 98104617 ps
T844 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/46.keymgr_sideload_aes.3956710516 Oct 15 12:35:22 AM UTC 24 Oct 15 12:35:25 AM UTC 24 63398052 ps
T402 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/45.keymgr_hwsw_invalid_input.185232747 Oct 15 12:35:20 AM UTC 24 Oct 15 12:35:25 AM UTC 24 80714037 ps
T845 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/46.keymgr_direct_to_disabled.4180385797 Oct 15 12:35:22 AM UTC 24 Oct 15 12:35:26 AM UTC 24 160249951 ps
T846 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/45.keymgr_sync_async_fault_cross.3302759588 Oct 15 12:35:21 AM UTC 24 Oct 15 12:35:26 AM UTC 24 242993084 ps
T444 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/46.keymgr_cfg_regwen.3594963918 Oct 15 12:35:22 AM UTC 24 Oct 15 12:35:27 AM UTC 24 209466381 ps
T446 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/41.keymgr_cfg_regwen.2533804475 Oct 15 12:34:50 AM UTC 24 Oct 15 12:35:27 AM UTC 24 1300339820 ps
T847 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/46.keymgr_lc_disable.3576650504 Oct 15 12:35:22 AM UTC 24 Oct 15 12:35:27 AM UTC 24 673116245 ps
T848 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/45.keymgr_lc_disable.3259848343 Oct 15 12:35:20 AM UTC 24 Oct 15 12:35:27 AM UTC 24 194579725 ps
T849 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/46.keymgr_sw_invalid_input.1863275444 Oct 15 12:35:22 AM UTC 24 Oct 15 12:35:28 AM UTC 24 676534932 ps
T850 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/45.keymgr_kmac_rsp_err.800141497 Oct 15 12:35:21 AM UTC 24 Oct 15 12:35:28 AM UTC 24 325064667 ps
T851 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/43.keymgr_stress_all_with_rand_reset.515808486 Oct 15 12:35:04 AM UTC 24 Oct 15 12:35:28 AM UTC 24 1219439562 ps
T852 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/46.keymgr_custom_cm.2478147686 Oct 15 12:35:23 AM UTC 24 Oct 15 12:35:28 AM UTC 24 59835348 ps
T853 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/41.keymgr_sideload_kmac.3822801655 Oct 15 12:34:50 AM UTC 24 Oct 15 12:35:28 AM UTC 24 1493143588 ps
T854 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/46.keymgr_alert_test.2550238050 Oct 15 12:35:26 AM UTC 24 Oct 15 12:35:28 AM UTC 24 57183963 ps
T855 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/44.keymgr_sideload_aes.2291748825 Oct 15 12:35:05 AM UTC 24 Oct 15 12:35:28 AM UTC 24 733963307 ps
T856 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/46.keymgr_sideload_protect.3361490646 Oct 15 12:35:24 AM UTC 24 Oct 15 12:35:28 AM UTC 24 118027139 ps
T857 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/46.keymgr_sideload_kmac.856765622 Oct 15 12:35:22 AM UTC 24 Oct 15 12:35:28 AM UTC 24 164954362 ps
T858 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/46.keymgr_sideload_otbn.1263588765 Oct 15 12:35:22 AM UTC 24 Oct 15 12:35:28 AM UTC 24 107435275 ps
T399 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/46.keymgr_kmac_rsp_err.3994913022 Oct 15 12:35:23 AM UTC 24 Oct 15 12:35:29 AM UTC 24 367887673 ps
T236 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/41.keymgr_stress_all.2894594104 Oct 15 12:34:53 AM UTC 24 Oct 15 12:35:29 AM UTC 24 956475240 ps
T107 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/46.keymgr_hwsw_invalid_input.1318040690 Oct 15 12:35:23 AM UTC 24 Oct 15 12:35:30 AM UTC 24 92274128 ps
T859 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/47.keymgr_sideload_aes.1406105844 Oct 15 12:35:27 AM UTC 24 Oct 15 12:35:31 AM UTC 24 33306757 ps
T860 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/47.keymgr_sideload_otbn.758915728 Oct 15 12:35:27 AM UTC 24 Oct 15 12:35:31 AM UTC 24 42139307 ps
T861 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/47.keymgr_sideload_kmac.1247534133 Oct 15 12:35:26 AM UTC 24 Oct 15 12:35:31 AM UTC 24 222758510 ps
T407 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/46.keymgr_sync_async_fault_cross.1093610251 Oct 15 12:35:25 AM UTC 24 Oct 15 12:35:32 AM UTC 24 559019403 ps
T862 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/47.keymgr_sync_async_fault_cross.4088149122 Oct 15 12:35:29 AM UTC 24 Oct 15 12:35:32 AM UTC 24 64108385 ps
T441 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/47.keymgr_cfg_regwen.459458092 Oct 15 12:35:27 AM UTC 24 Oct 15 12:35:32 AM UTC 24 161254525 ps
T863 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/47.keymgr_direct_to_disabled.962888202 Oct 15 12:35:29 AM UTC 24 Oct 15 12:35:32 AM UTC 24 719553281 ps
T328 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/46.keymgr_sideload.2579961941 Oct 15 12:35:22 AM UTC 24 Oct 15 12:35:32 AM UTC 24 599602175 ps
T864 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/47.keymgr_alert_test.1013368454 Oct 15 12:35:30 AM UTC 24 Oct 15 12:35:32 AM UTC 24 21484445 ps
T283 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/47.keymgr_kmac_rsp_err.336043702 Oct 15 12:35:29 AM UTC 24 Oct 15 12:35:33 AM UTC 24 150355034 ps
T865 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/47.keymgr_sw_invalid_input.962736594 Oct 15 12:35:29 AM UTC 24 Oct 15 12:35:33 AM UTC 24 44310460 ps
T866 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/42.keymgr_sideload_protect.4243416344 Oct 15 12:34:58 AM UTC 24 Oct 15 12:35:33 AM UTC 24 3897315084 ps
T867 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/47.keymgr_custom_cm.1620101028 Oct 15 12:35:29 AM UTC 24 Oct 15 12:35:33 AM UTC 24 721590796 ps
T868 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/44.keymgr_sideload_protect.79734337 Oct 15 12:35:09 AM UTC 24 Oct 15 12:35:33 AM UTC 24 2592807191 ps
T241 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/45.keymgr_custom_cm.3087644921 Oct 15 12:35:21 AM UTC 24 Oct 15 12:35:34 AM UTC 24 342150085 ps
T869 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/48.keymgr_sideload.1537067267 Oct 15 12:35:30 AM UTC 24 Oct 15 12:35:34 AM UTC 24 99500991 ps
T870 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/48.keymgr_sideload_aes.23252680 Oct 15 12:35:30 AM UTC 24 Oct 15 12:35:34 AM UTC 24 433782610 ps
T871 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/48.keymgr_smoke.528704438 Oct 15 12:35:30 AM UTC 24 Oct 15 12:35:35 AM UTC 24 544656697 ps
T232 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/47.keymgr_lc_disable.2041670397 Oct 15 12:35:29 AM UTC 24 Oct 15 12:35:35 AM UTC 24 213505211 ps
T872 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/48.keymgr_direct_to_disabled.698673550 Oct 15 12:35:32 AM UTC 24 Oct 15 12:35:35 AM UTC 24 41108180 ps
T873 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/47.keymgr_hwsw_invalid_input.2034923708 Oct 15 12:35:29 AM UTC 24 Oct 15 12:35:35 AM UTC 24 258323837 ps
T874 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/46.keymgr_stress_all.1350004904 Oct 15 12:35:26 AM UTC 24 Oct 15 12:35:35 AM UTC 24 1191393327 ps
T875 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/47.keymgr_random.3512572129 Oct 15 12:35:27 AM UTC 24 Oct 15 12:35:36 AM UTC 24 566006345 ps
T876 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/48.keymgr_kmac_rsp_err.875206014 Oct 15 12:35:33 AM UTC 24 Oct 15 12:35:36 AM UTC 24 94245823 ps
T877 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/48.keymgr_lc_disable.1043296529 Oct 15 12:35:32 AM UTC 24 Oct 15 12:35:36 AM UTC 24 282683760 ps
T878 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/48.keymgr_sync_async_fault_cross.618426522 Oct 15 12:35:33 AM UTC 24 Oct 15 12:35:36 AM UTC 24 76929707 ps
T879 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/42.keymgr_hwsw_invalid_input.1299905408 Oct 15 12:34:58 AM UTC 24 Oct 15 12:35:36 AM UTC 24 7535531909 ps
T880 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/48.keymgr_alert_test.633137305 Oct 15 12:35:34 AM UTC 24 Oct 15 12:35:37 AM UTC 24 40783239 ps
T881 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/48.keymgr_sideload_protect.449785145 Oct 15 12:35:33 AM UTC 24 Oct 15 12:35:37 AM UTC 24 161881723 ps
T882 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/48.keymgr_custom_cm.15392138 Oct 15 12:35:33 AM UTC 24 Oct 15 12:35:37 AM UTC 24 280086624 ps
T883 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/48.keymgr_hwsw_invalid_input.3996065999 Oct 15 12:35:33 AM UTC 24 Oct 15 12:35:37 AM UTC 24 114304171 ps
T884 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/48.keymgr_sideload_otbn.3647362940 Oct 15 12:35:32 AM UTC 24 Oct 15 12:35:38 AM UTC 24 503574233 ps
T393 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/48.keymgr_sw_invalid_input.751959461 Oct 15 12:35:33 AM UTC 24 Oct 15 12:35:39 AM UTC 24 319658286 ps
T185 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/42.keymgr_stress_all_with_rand_reset.1137074129 Oct 15 12:34:59 AM UTC 24 Oct 15 12:35:39 AM UTC 24 5464406140 ps
T326 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/48.keymgr_cfg_regwen.1613877280 Oct 15 12:35:32 AM UTC 24 Oct 15 12:35:39 AM UTC 24 519097382 ps
T885 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/49.keymgr_smoke.1876325687 Oct 15 12:35:34 AM UTC 24 Oct 15 12:35:39 AM UTC 24 158436478 ps
T886 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/49.keymgr_sideload.3149569865 Oct 15 12:35:34 AM UTC 24 Oct 15 12:35:40 AM UTC 24 273810190 ps
T887 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/45.keymgr_stress_all_with_rand_reset.1554230543 Oct 15 12:35:22 AM UTC 24 Oct 15 12:35:41 AM UTC 24 866633802 ps
T888 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/49.keymgr_sideload_aes.4105031371 Oct 15 12:35:35 AM UTC 24 Oct 15 12:35:41 AM UTC 24 1418681808 ps
T889 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/48.keymgr_random.1547928541 Oct 15 12:35:32 AM UTC 24 Oct 15 12:35:42 AM UTC 24 372491176 ps
T890 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/49.keymgr_sideload_kmac.3974214531 Oct 15 12:35:35 AM UTC 24 Oct 15 12:35:42 AM UTC 24 414146257 ps
T891 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/49.keymgr_alert_test.15051045 Oct 15 12:35:41 AM UTC 24 Oct 15 12:35:43 AM UTC 24 19542879 ps
T892 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/47.keymgr_sideload_protect.3752694898 Oct 15 12:35:29 AM UTC 24 Oct 15 12:35:43 AM UTC 24 490923725 ps
T893 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/49.keymgr_direct_to_disabled.3497568055 Oct 15 12:35:40 AM UTC 24 Oct 15 12:35:44 AM UTC 24 127449293 ps
T894 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/49.keymgr_hwsw_invalid_input.1648495001 Oct 15 12:35:40 AM UTC 24 Oct 15 12:35:45 AM UTC 24 179492373 ps
T895 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/49.keymgr_sync_async_fault_cross.2725225840 Oct 15 12:35:41 AM UTC 24 Oct 15 12:35:45 AM UTC 24 62664486 ps
T896 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/49.keymgr_random.3749595053 Oct 15 12:35:40 AM UTC 24 Oct 15 12:35:45 AM UTC 24 164817613 ps
T447 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/49.keymgr_cfg_regwen.3753595431 Oct 15 12:35:40 AM UTC 24 Oct 15 12:35:45 AM UTC 24 57027124 ps
T897 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/49.keymgr_custom_cm.211100213 Oct 15 12:35:41 AM UTC 24 Oct 15 12:35:45 AM UTC 24 205203144 ps
T898 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/49.keymgr_sw_invalid_input.4038360818 Oct 15 12:35:40 AM UTC 24 Oct 15 12:35:46 AM UTC 24 406373166 ps
T899 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/49.keymgr_sideload_protect.1334019659 Oct 15 12:35:41 AM UTC 24 Oct 15 12:35:46 AM UTC 24 629760341 ps
T900 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/49.keymgr_sideload_otbn.1177870043 Oct 15 12:35:40 AM UTC 24 Oct 15 12:35:46 AM UTC 24 399966579 ps
T901 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/45.keymgr_stress_all.2792683269 Oct 15 12:35:22 AM UTC 24 Oct 15 12:35:47 AM UTC 24 1243120915 ps
T902 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/37.keymgr_sw_invalid_input.448995487 Oct 15 12:34:32 AM UTC 24 Oct 15 12:35:48 AM UTC 24 8690106745 ps
T903 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/48.keymgr_stress_all_with_rand_reset.299369157 Oct 15 12:35:34 AM UTC 24 Oct 15 12:35:49 AM UTC 24 234284580 ps
T904 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/49.keymgr_kmac_rsp_err.985758093 Oct 15 12:35:40 AM UTC 24 Oct 15 12:35:49 AM UTC 24 209374847 ps
T905 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/44.keymgr_sideload_kmac.520365571 Oct 15 12:35:05 AM UTC 24 Oct 15 12:35:52 AM UTC 24 3161639968 ps
T906 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/48.keymgr_sideload_kmac.2384573447 Oct 15 12:35:30 AM UTC 24 Oct 15 12:35:55 AM UTC 24 924505282 ps
T907 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/43.keymgr_sw_invalid_input.3330574744 Oct 15 12:35:02 AM UTC 24 Oct 15 12:36:00 AM UTC 24 3892393545 ps
T908 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/48.keymgr_stress_all.747124100 Oct 15 12:35:34 AM UTC 24 Oct 15 12:36:08 AM UTC 24 3260526397 ps
T909 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/49.keymgr_stress_all.2423397926 Oct 15 12:35:41 AM UTC 24 Oct 15 12:36:39 AM UTC 24 2088994097 ps
T376 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/32.keymgr_stress_all.2646646158 Oct 15 12:33:52 AM UTC 24 Oct 15 12:37:34 AM UTC 24 49397150885 ps
T910 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/default/47.keymgr_stress_all.4145420868 Oct 15 12:35:30 AM UTC 24 Oct 15 12:43:59 AM UTC 24 30600557145 ps
T911 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/0.keymgr_intr_test.2013509260 Oct 15 01:09:50 AM UTC 24 Oct 15 01:09:52 AM UTC 24 114861364 ps
T81 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/0.keymgr_csr_rw.829733531 Oct 15 01:09:50 AM UTC 24 Oct 15 01:09:52 AM UTC 24 10227185 ps
T158 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/0.keymgr_csr_hw_reset.1207812956 Oct 15 01:09:50 AM UTC 24 Oct 15 01:09:52 AM UTC 24 36723369 ps
T82 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/10.keymgr_csr_rw.3686146166 Oct 15 01:10:25 AM UTC 24 Oct 15 01:10:27 AM UTC 24 19747710 ps
T912 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/1.keymgr_intr_test.1850424326 Oct 15 01:09:50 AM UTC 24 Oct 15 01:09:52 AM UTC 24 37251429 ps
T159 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/0.keymgr_csr_mem_rw_with_rand_reset.117905136 Oct 15 01:09:50 AM UTC 24 Oct 15 01:09:53 AM UTC 24 218824541 ps
T413 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/1.keymgr_csr_rw.64088261 Oct 15 01:09:50 AM UTC 24 Oct 15 01:09:53 AM UTC 24 48703355 ps
T913 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/1.keymgr_csr_hw_reset.2209201986 Oct 15 01:09:50 AM UTC 24 Oct 15 01:09:53 AM UTC 24 29552628 ps
T83 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/1.keymgr_same_csr_outstanding.1120811434 Oct 15 01:09:50 AM UTC 24 Oct 15 01:09:53 AM UTC 24 302433985 ps
T914 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/1.keymgr_tl_errors.2474330342 Oct 15 01:09:50 AM UTC 24 Oct 15 01:09:53 AM UTC 24 274326790 ps
T84 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/0.keymgr_same_csr_outstanding.1345358748 Oct 15 01:09:50 AM UTC 24 Oct 15 01:09:53 AM UTC 24 322411819 ps
T412 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/1.keymgr_csr_mem_rw_with_rand_reset.2719038437 Oct 15 01:09:50 AM UTC 24 Oct 15 01:09:53 AM UTC 24 60972309 ps
T117 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/1.keymgr_shadow_reg_errors.3064352495 Oct 15 01:09:50 AM UTC 24 Oct 15 01:09:53 AM UTC 24 85125285 ps
T120 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/2.keymgr_shadow_reg_errors.1935686741 Oct 15 01:09:50 AM UTC 24 Oct 15 01:09:55 AM UTC 24 1363820057 ps
T85 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/2.keymgr_shadow_reg_errors_with_csr_rw.3391167360 Oct 15 01:09:50 AM UTC 24 Oct 15 01:09:56 AM UTC 24 334444374 ps
T195 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/0.keymgr_tl_intg_err.4057651544 Oct 15 01:09:50 AM UTC 24 Oct 15 01:09:56 AM UTC 24 171910870 ps
T915 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/1.keymgr_csr_aliasing.362073264 Oct 15 01:09:50 AM UTC 24 Oct 15 01:09:56 AM UTC 24 253601315 ps
T86 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/1.keymgr_shadow_reg_errors_with_csr_rw.4164080679 Oct 15 01:09:50 AM UTC 24 Oct 15 01:09:57 AM UTC 24 159641205 ps
T163 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/1.keymgr_tl_intg_err.3088965247 Oct 15 01:09:50 AM UTC 24 Oct 15 01:09:57 AM UTC 24 267839332 ps
T87 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/0.keymgr_csr_aliasing.419016264 Oct 15 01:09:50 AM UTC 24 Oct 15 01:09:57 AM UTC 24 484680306 ps
T118 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/0.keymgr_shadow_reg_errors.383435411 Oct 15 01:09:50 AM UTC 24 Oct 15 01:10:01 AM UTC 24 194594818 ps
T916 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/0.keymgr_tl_errors.1744795938 Oct 15 01:09:50 AM UTC 24 Oct 15 01:10:01 AM UTC 24 54961331 ps
T917 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/1.keymgr_csr_bit_bash.1462085276 Oct 15 01:09:50 AM UTC 24 Oct 15 01:10:02 AM UTC 24 396854290 ps
T88 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/0.keymgr_shadow_reg_errors_with_csr_rw.3857880870 Oct 15 01:09:50 AM UTC 24 Oct 15 01:10:02 AM UTC 24 620145906 ps
T918 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/0.keymgr_csr_bit_bash.3593851648 Oct 15 01:09:50 AM UTC 24 Oct 15 01:10:13 AM UTC 24 877293658 ps
T919 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/2.keymgr_intr_test.1584641157 Oct 15 01:10:18 AM UTC 24 Oct 15 01:10:20 AM UTC 24 12526436 ps
T920 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/2.keymgr_csr_hw_reset.53392497 Oct 15 01:10:18 AM UTC 24 Oct 15 01:10:20 AM UTC 24 21106987 ps
T89 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/2.keymgr_csr_rw.2610881214 Oct 15 01:10:18 AM UTC 24 Oct 15 01:10:20 AM UTC 24 20080983 ps
T921 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/2.keymgr_tl_errors.488118115 Oct 15 01:10:18 AM UTC 24 Oct 15 01:10:21 AM UTC 24 116927075 ps
T922 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/3.keymgr_intr_test.316433343 Oct 15 01:10:19 AM UTC 24 Oct 15 01:10:21 AM UTC 24 118874136 ps
T923 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/2.keymgr_csr_mem_rw_with_rand_reset.605225919 Oct 15 01:10:19 AM UTC 24 Oct 15 01:10:21 AM UTC 24 42521965 ps
T924 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/3.keymgr_csr_hw_reset.3916867008 Oct 15 01:10:19 AM UTC 24 Oct 15 01:10:22 AM UTC 24 206499730 ps
T90 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/4.keymgr_same_csr_outstanding.1970042360 Oct 15 01:10:20 AM UTC 24 Oct 15 01:10:24 AM UTC 24 110572206 ps
T925 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/2.keymgr_same_csr_outstanding.2770518451 Oct 15 01:10:19 AM UTC 24 Oct 15 01:10:22 AM UTC 24 46440872 ps
T926 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/4.keymgr_intr_test.2344817863 Oct 15 01:10:20 AM UTC 24 Oct 15 01:10:22 AM UTC 24 10413313 ps
T927 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/11.keymgr_csr_rw.2289248201 Oct 15 01:10:25 AM UTC 24 Oct 15 01:10:28 AM UTC 24 33887686 ps
T928 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/4.keymgr_csr_rw.3182499733 Oct 15 01:10:20 AM UTC 24 Oct 15 01:10:22 AM UTC 24 37535693 ps
T929 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/3.keymgr_csr_mem_rw_with_rand_reset.290049248 Oct 15 01:10:20 AM UTC 24 Oct 15 01:10:22 AM UTC 24 80429012 ps
T930 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/3.keymgr_csr_rw.1647114231 Oct 15 01:10:19 AM UTC 24 Oct 15 01:10:22 AM UTC 24 408101739 ps
T931 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/4.keymgr_csr_hw_reset.1292040723 Oct 15 01:10:20 AM UTC 24 Oct 15 01:10:22 AM UTC 24 15851498 ps
T932 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/5.keymgr_intr_test.2309932177 Oct 15 01:10:20 AM UTC 24 Oct 15 01:10:22 AM UTC 24 9227025 ps
T933 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/3.keymgr_shadow_reg_errors.3786121822 Oct 15 01:10:19 AM UTC 24 Oct 15 01:10:22 AM UTC 24 532754276 ps
T934 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/3.keymgr_same_csr_outstanding.852368059 Oct 15 01:10:20 AM UTC 24 Oct 15 01:10:22 AM UTC 24 269212988 ps
T935 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/6.keymgr_intr_test.987945087 Oct 15 01:10:20 AM UTC 24 Oct 15 01:10:23 AM UTC 24 29926131 ps
T936 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/7.keymgr_intr_test.2319460776 Oct 15 01:10:21 AM UTC 24 Oct 15 01:10:23 AM UTC 24 31166929 ps
T937 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/5.keymgr_csr_mem_rw_with_rand_reset.881760233 Oct 15 01:10:20 AM UTC 24 Oct 15 01:10:23 AM UTC 24 57136603 ps
T938 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/5.keymgr_same_csr_outstanding.833323236 Oct 15 01:10:20 AM UTC 24 Oct 15 01:10:23 AM UTC 24 42447453 ps
T166 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/2.keymgr_tl_intg_err.1395197178 Oct 15 01:10:18 AM UTC 24 Oct 15 01:10:23 AM UTC 24 523066470 ps
T939 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/5.keymgr_csr_rw.1793867234 Oct 15 01:10:20 AM UTC 24 Oct 15 01:10:23 AM UTC 24 24513912 ps
T940 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/8.keymgr_intr_test.591350187 Oct 15 01:10:21 AM UTC 24 Oct 15 01:10:23 AM UTC 24 32672947 ps
T941 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/4.keymgr_csr_mem_rw_with_rand_reset.1059997355 Oct 15 01:10:20 AM UTC 24 Oct 15 01:10:23 AM UTC 24 118209325 ps
T942 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/6.keymgr_csr_rw.3889857280 Oct 15 01:10:20 AM UTC 24 Oct 15 01:10:23 AM UTC 24 53997616 ps
T943 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/7.keymgr_csr_rw.2383109348 Oct 15 01:10:21 AM UTC 24 Oct 15 01:10:23 AM UTC 24 12501289 ps
T944 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/3.keymgr_tl_errors.100911279 Oct 15 01:10:19 AM UTC 24 Oct 15 01:10:23 AM UTC 24 485743360 ps
T945 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/4.keymgr_shadow_reg_errors.1887312779 Oct 15 01:10:20 AM UTC 24 Oct 15 01:10:23 AM UTC 24 131757395 ps
T946 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/4.keymgr_tl_errors.3872498080 Oct 15 01:10:20 AM UTC 24 Oct 15 01:10:23 AM UTC 24 38350492 ps
T947 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/8.keymgr_csr_rw.501496859 Oct 15 01:10:21 AM UTC 24 Oct 15 01:10:23 AM UTC 24 117902665 ps
T948 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/7.keymgr_csr_mem_rw_with_rand_reset.182674277 Oct 15 01:10:21 AM UTC 24 Oct 15 01:10:23 AM UTC 24 30985227 ps
T949 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/5.keymgr_shadow_reg_errors.3830846921 Oct 15 01:10:20 AM UTC 24 Oct 15 01:10:23 AM UTC 24 158849842 ps
T950 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/7.keymgr_tl_errors.3299270475 Oct 15 01:10:20 AM UTC 24 Oct 15 01:10:23 AM UTC 24 96123550 ps
T951 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/5.keymgr_tl_errors.2093371955 Oct 15 01:10:20 AM UTC 24 Oct 15 01:10:23 AM UTC 24 251451506 ps
T952 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/6.keymgr_same_csr_outstanding.140752861 Oct 15 01:10:20 AM UTC 24 Oct 15 01:10:23 AM UTC 24 142418958 ps
T953 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/7.keymgr_shadow_reg_errors.2454969883 Oct 15 01:10:20 AM UTC 24 Oct 15 01:10:24 AM UTC 24 347835137 ps
T954 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/6.keymgr_csr_mem_rw_with_rand_reset.127598138 Oct 15 01:10:20 AM UTC 24 Oct 15 01:10:24 AM UTC 24 172201702 ps
T179 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/4.keymgr_tl_intg_err.3758117970 Oct 15 01:10:20 AM UTC 24 Oct 15 01:10:24 AM UTC 24 124580199 ps
T955 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/6.keymgr_tl_errors.1107788904 Oct 15 01:10:20 AM UTC 24 Oct 15 01:10:24 AM UTC 24 43671707 ps
T956 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/9.keymgr_intr_test.3550425853 Oct 15 01:10:22 AM UTC 24 Oct 15 01:10:24 AM UTC 24 19322621 ps
T957 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/7.keymgr_same_csr_outstanding.1139822923 Oct 15 01:10:21 AM UTC 24 Oct 15 01:10:24 AM UTC 24 80890275 ps
T958 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/8.keymgr_tl_errors.1093709585 Oct 15 01:10:21 AM UTC 24 Oct 15 01:10:24 AM UTC 24 39539107 ps
T174 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/6.keymgr_tl_intg_err.3449247616 Oct 15 01:10:20 AM UTC 24 Oct 15 01:10:24 AM UTC 24 185091516 ps
T959 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/8.keymgr_csr_mem_rw_with_rand_reset.2737976688 Oct 15 01:10:22 AM UTC 24 Oct 15 01:10:24 AM UTC 24 46591258 ps
T960 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/9.keymgr_csr_rw.2219205363 Oct 15 01:10:22 AM UTC 24 Oct 15 01:10:25 AM UTC 24 239785466 ps
T961 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/5.keymgr_shadow_reg_errors_with_csr_rw.3246946615 Oct 15 01:10:20 AM UTC 24 Oct 15 01:10:25 AM UTC 24 87311652 ps
T962 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/6.keymgr_shadow_reg_errors.734884846 Oct 15 01:10:20 AM UTC 24 Oct 15 01:10:25 AM UTC 24 180913778 ps
T963 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/9.keymgr_tl_errors.3903473925 Oct 15 01:10:22 AM UTC 24 Oct 15 01:10:25 AM UTC 24 45604263 ps
T964 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/4.keymgr_shadow_reg_errors_with_csr_rw.3188761247 Oct 15 01:10:20 AM UTC 24 Oct 15 01:10:25 AM UTC 24 162255725 ps
T965 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/8.keymgr_shadow_reg_errors_with_csr_rw.4163523458 Oct 15 01:10:21 AM UTC 24 Oct 15 01:10:25 AM UTC 24 297730518 ps
T176 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/3.keymgr_tl_intg_err.622835988 Oct 15 01:10:19 AM UTC 24 Oct 15 01:10:25 AM UTC 24 337246333 ps
T966 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/9.keymgr_same_csr_outstanding.2260151960 Oct 15 01:10:22 AM UTC 24 Oct 15 01:10:25 AM UTC 24 207429453 ps
T967 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/2.keymgr_csr_bit_bash.335736580 Oct 15 01:10:18 AM UTC 24 Oct 15 01:10:26 AM UTC 24 134122853 ps
T160 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/8.keymgr_tl_intg_err.3384251027 Oct 15 01:10:21 AM UTC 24 Oct 15 01:10:26 AM UTC 24 259589984 ps
T968 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/8.keymgr_shadow_reg_errors.776240370 Oct 15 01:10:21 AM UTC 24 Oct 15 01:10:26 AM UTC 24 688685955 ps
T969 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/9.keymgr_shadow_reg_errors.1993908969 Oct 15 01:10:22 AM UTC 24 Oct 15 01:10:26 AM UTC 24 444279309 ps
T172 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/5.keymgr_tl_intg_err.1848741345 Oct 15 01:10:20 AM UTC 24 Oct 15 01:10:26 AM UTC 24 360229737 ps
T970 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/6.keymgr_shadow_reg_errors_with_csr_rw.3294029431 Oct 15 01:10:20 AM UTC 24 Oct 15 01:10:27 AM UTC 24 253127454 ps
T971 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/9.keymgr_shadow_reg_errors_with_csr_rw.1558531733 Oct 15 01:10:22 AM UTC 24 Oct 15 01:10:27 AM UTC 24 243793603 ps
T168 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/7.keymgr_tl_intg_err.582516082 Oct 15 01:10:21 AM UTC 24 Oct 15 01:10:27 AM UTC 24 188043541 ps
T972 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/10.keymgr_intr_test.2448957203 Oct 15 01:10:25 AM UTC 24 Oct 15 01:10:27 AM UTC 24 10076467 ps
T973 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/20.keymgr_intr_test.3346334377 Oct 15 01:10:32 AM UTC 24 Oct 15 01:10:34 AM UTC 24 8615254 ps
T974 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/11.keymgr_intr_test.1475662952 Oct 15 01:10:25 AM UTC 24 Oct 15 01:10:27 AM UTC 24 83525840 ps
T975 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/18.keymgr_csr_rw.2583385668 Oct 15 01:10:32 AM UTC 24 Oct 15 01:10:34 AM UTC 24 17566525 ps
T976 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/8.keymgr_same_csr_outstanding.4092236898 Oct 15 01:10:22 AM UTC 24 Oct 15 01:10:27 AM UTC 24 245350192 ps
T977 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/12.keymgr_intr_test.1935180273 Oct 15 01:10:25 AM UTC 24 Oct 15 01:10:27 AM UTC 24 10235674 ps
T978 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/9.keymgr_csr_mem_rw_with_rand_reset.1939651279 Oct 15 01:10:25 AM UTC 24 Oct 15 01:10:27 AM UTC 24 338704031 ps
T979 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/10.keymgr_csr_mem_rw_with_rand_reset.1039903268 Oct 15 01:10:25 AM UTC 24 Oct 15 01:10:27 AM UTC 24 27613690 ps
T980 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/11.keymgr_shadow_reg_errors.3870458174 Oct 15 01:10:25 AM UTC 24 Oct 15 01:10:28 AM UTC 24 220940963 ps
T981 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/13.keymgr_intr_test.1084969489 Oct 15 01:10:26 AM UTC 24 Oct 15 01:10:28 AM UTC 24 20932667 ps
T982 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/12.keymgr_csr_rw.1496919176 Oct 15 01:10:25 AM UTC 24 Oct 15 01:10:28 AM UTC 24 15010679 ps
T983 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/10.keymgr_same_csr_outstanding.1835635128 Oct 15 01:10:25 AM UTC 24 Oct 15 01:10:28 AM UTC 24 124789637 ps
T161 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/9.keymgr_tl_intg_err.2035729915 Oct 15 01:10:22 AM UTC 24 Oct 15 01:10:28 AM UTC 24 130673846 ps
T984 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/13.keymgr_csr_mem_rw_with_rand_reset.2934128395 Oct 15 01:10:26 AM UTC 24 Oct 15 01:10:28 AM UTC 24 29936166 ps
T985 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/11.keymgr_csr_mem_rw_with_rand_reset.773140789 Oct 15 01:10:25 AM UTC 24 Oct 15 01:10:28 AM UTC 24 32008337 ps
T986 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/13.keymgr_csr_rw.3940556274 Oct 15 01:10:26 AM UTC 24 Oct 15 01:10:28 AM UTC 24 28228897 ps
T987 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/11.keymgr_same_csr_outstanding.2362377706 Oct 15 01:10:25 AM UTC 24 Oct 15 01:10:28 AM UTC 24 126958906 ps
T988 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/10.keymgr_shadow_reg_errors.1374358112 Oct 15 01:10:25 AM UTC 24 Oct 15 01:10:28 AM UTC 24 303949251 ps
T989 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/13.keymgr_same_csr_outstanding.2462355641 Oct 15 01:10:26 AM UTC 24 Oct 15 01:10:28 AM UTC 24 21754430 ps
T990 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/12.keymgr_csr_mem_rw_with_rand_reset.558180168 Oct 15 01:10:25 AM UTC 24 Oct 15 01:10:29 AM UTC 24 151343762 ps
T991 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/2.keymgr_csr_aliasing.1266702635 Oct 15 01:10:19 AM UTC 24 Oct 15 01:10:29 AM UTC 24 358199432 ps
T992 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/12.keymgr_same_csr_outstanding.934766144 Oct 15 01:10:25 AM UTC 24 Oct 15 01:10:29 AM UTC 24 94705731 ps
T993 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/12.keymgr_shadow_reg_errors.2065225478 Oct 15 01:10:25 AM UTC 24 Oct 15 01:10:29 AM UTC 24 76357104 ps
T994 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/13.keymgr_tl_errors.1801479924 Oct 15 01:10:26 AM UTC 24 Oct 15 01:10:29 AM UTC 24 32258268 ps
T995 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/12.keymgr_tl_errors.2896597277 Oct 15 01:10:25 AM UTC 24 Oct 15 01:10:29 AM UTC 24 93661185 ps
T996 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/3.keymgr_shadow_reg_errors_with_csr_rw.3503412733 Oct 15 01:10:19 AM UTC 24 Oct 15 01:10:29 AM UTC 24 912077158 ps
T997 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/11.keymgr_tl_errors.1837818393 Oct 15 01:10:25 AM UTC 24 Oct 15 01:10:29 AM UTC 24 455167420 ps
T167 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/11.keymgr_tl_intg_err.758901848 Oct 15 01:10:25 AM UTC 24 Oct 15 01:10:30 AM UTC 24 145727534 ps
T409 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/10.keymgr_tl_intg_err.1096002512 Oct 15 01:10:25 AM UTC 24 Oct 15 01:10:30 AM UTC 24 346600293 ps
T998 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/14.keymgr_shadow_reg_errors.277644511 Oct 15 01:10:26 AM UTC 24 Oct 15 01:10:30 AM UTC 24 159805979 ps
T999 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/19.keymgr_intr_test.2296699673 Oct 15 01:10:32 AM UTC 24 Oct 15 01:10:34 AM UTC 24 24100316 ps
T1000 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/13.keymgr_shadow_reg_errors.1115008791 Oct 15 01:10:26 AM UTC 24 Oct 15 01:10:30 AM UTC 24 541263110 ps
T1001 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/10.keymgr_tl_errors.74335375 Oct 15 01:10:25 AM UTC 24 Oct 15 01:10:30 AM UTC 24 433693646 ps
T1002 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/14.keymgr_tl_errors.4082400399 Oct 15 01:10:26 AM UTC 24 Oct 15 01:10:30 AM UTC 24 1145425296 ps
T1003 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/14.keymgr_intr_test.3348087934 Oct 15 01:10:28 AM UTC 24 Oct 15 01:10:30 AM UTC 24 54940984 ps
T1004 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/14.keymgr_csr_rw.3768766923 Oct 15 01:10:28 AM UTC 24 Oct 15 01:10:30 AM UTC 24 19823625 ps
T1005 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/15.keymgr_intr_test.3546674533 Oct 15 01:10:29 AM UTC 24 Oct 15 01:10:31 AM UTC 24 34959604 ps
T1006 /workspaces/repo/scratch/os_regression_2024_10_14/keymgr-sim-vcs/coverage/cover_reg_top/15.keymgr_csr_rw.3855345202 Oct 15 01:10:29 AM UTC 24 Oct 15 01:10:31 AM UTC 24 59440217 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%