Group : kmac_env_pkg::kmac_env_cov::output_digest_len_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : kmac_env_pkg::kmac_env_cov::output_digest_len_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64


Source File(s) :
/workspace/cover_reg_top/sim-vcs/../src/lowrisc_dv_kmac_env_0.1/kmac_env_cov.sv



Summary for Group kmac_env_pkg::kmac_env_cov::output_digest_len_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 14 0 14 100.00


Variables for Group kmac_env_pkg::kmac_env_cov::output_digest_len_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
output_digest_len 14 0 14 100.00 100 1 1 0


Summary for Variable output_digest_len

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 14 0 14 100.00


User Defined Bins for output_digest_len

Excluded/Illegal bins
NAMECOUNTSTATUS
remainder 701 Excluded


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
len_801_1000 5681 1 T4 16 T9 6 T10 23
len_601_800 13000 1 T4 35 T9 13 T10 78
len_401_600 8455 1 T4 20 T9 6 T10 30
len_201_400 16720 1 T4 10 T9 3 T10 23
len_65_200 73357 1 T4 7 T9 4 T10 10
len_min_for_xof_require_squeeze 998 1 T38 9 T14 1 T158 9
len_keccak_block_sizes[72] 746 1 T38 9 T14 1 T158 9
len_keccak_block_sizes[104] 743 1 T29 1 T38 9 T158 9
len_keccak_block_sizes[136] 739 1 T38 9 T53 1 T158 9
len_keccak_block_sizes[144] 285 1 T160 5 T161 5 T162 2
len_keccak_block_sizes[168] 291 1 T4 1 T13 1 T163 1
len_datapath_width 14385 1 T4 1 T9 3 T29 1
len_2_63 212235 1 T4 5 T5 310 T9 10
len_1 57 1 T14 1 T15 1 T20 3

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%