Group : tl_agent_pkg::tl_a_chan_cov_cg::SHAPE{(2 << ((valid_source_width - 1) - 1))=128}
dashboard | hierarchy | modlist | groups | tests | asserts

Group : tl_agent_pkg::tl_a_chan_cov_cg::SHAPE{(2 << ((valid_source_width - 1) - 1))=128}
SCOREINSTANCESWEIGHTGOALAT LEASTPER INSTANCEAUTO BIN MAXPRINT MISSING
100.00 100.00 1 100 1 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_tl_agent_0/tl_agent_cov.sv

1 Instances:
NAMESCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
tl_agent_pkg.uvm_test_top.env.m_tl_agent_kmac_reg_block.cov::m_tl_a_chan_cov_cg 100.00 1 100 1 64 64




Group Instance : tl_agent_pkg.uvm_test_top.env.m_tl_agent_kmac_reg_block.cov::m_tl_a_chan_cov_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64




Summary for Group Instance tl_agent_pkg.uvm_test_top.env.m_tl_agent_kmac_reg_block.cov::m_tl_a_chan_cov_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 134 0 134 100.00
Crosses 3 0 3 100.00


Variables for Group Instance tl_agent_pkg.uvm_test_top.env.m_tl_agent_kmac_reg_block.cov::m_tl_a_chan_cov_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_mask 1 0 1 100.00 100 1 1 0
cp_opcode 3 0 3 100.00 100 1 1 0
cp_size 1 0 1 100.00 100 1 1 0
cp_source 129 0 129 100.00 100 1 1 0


Crosses for Group Instance tl_agent_pkg.uvm_test_top.env.m_tl_agent_kmac_reg_block.cov::m_tl_a_chan_cov_cg
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
tl_a_chan_cov_cg_cc 3 0 3 100.00 100 1 1 0


Summary for Variable cp_mask

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 1 0 1 100.00


User Defined Bins for cp_mask

Excluded/Illegal bins
NAMECOUNTSTATUS
others 163422067 Excluded


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_enables 120759313 1 T1 18640 T2 6 T3 1100



Summary for Variable cp_opcode

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 3 0 3 100.00


User Defined Bins for cp_opcode

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
values[0x4] 148170938 1 T1 7375 T2 1 T3 719
values[0x0] 65420368 1 T1 7435 T2 10 T3 521
values[0x1] 70590074 1 T1 7295 T2 7 T3 517



Summary for Variable cp_size

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 1 0 1 100.00


User Defined Bins for cp_size

Excluded/Illegal bins
NAMECOUNTSTATUS
others 126804497 Excluded


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
biggest_size 157376883 1 T1 19579 T2 6 T3 1268



Summary for Variable cp_source

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 129 0 129 100.00


User Defined Bins for cp_source

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
valid_sources[0x00] 857087 1 T1 81 T3 4 T18 2558
valid_sources[0x01] 846595 1 T1 94 T3 9 T18 2416
valid_sources[0x02] 1250887 1 T1 87 T3 5 T18 2457
valid_sources[0x03] 857612 1 T1 100 T3 2 T18 2554
valid_sources[0x04] 852771 1 T1 100 T3 11 T18 2584
valid_sources[0x05] 971037 1 T1 88 T3 6 T18 2524
valid_sources[0x06] 1229877 1 T1 81 T3 6 T18 2543
valid_sources[0x07] 885496 1 T1 85 T3 5 T18 2631
valid_sources[0x08] 850521 1 T1 86 T3 5 T18 2416
valid_sources[0x09] 885793 1 T1 111 T3 3 T18 2593
valid_sources[0x0a] 869821 1 T1 82 T3 9 T18 2586
valid_sources[0x0b] 1765716 1 T1 87 T3 10 T18 2522
valid_sources[0x0c] 880512 1 T1 91 T3 3 T18 2609
valid_sources[0x0d] 854311 1 T1 100 T3 9 T18 2441
valid_sources[0x0e] 3007325 1 T1 102 T3 8 T18 2460
valid_sources[0x0f] 1026580 1 T1 88 T3 11 T18 2474
valid_sources[0x10] 853842 1 T1 87 T3 5 T18 2573
valid_sources[0x11] 1299381 1 T1 89 T3 5 T18 2491
valid_sources[0x12] 1721490 1 T1 93 T3 5 T18 2542
valid_sources[0x13] 869225 1 T1 83 T3 3 T18 2558
valid_sources[0x14] 857535 1 T1 84 T3 9 T18 2500
valid_sources[0x15] 865098 1 T1 97 T3 11 T18 2565
valid_sources[0x16] 853688 1 T1 81 T3 4 T18 2551
valid_sources[0x17] 854047 1 T1 87 T3 9 T18 2539
valid_sources[0x18] 849724 1 T1 82 T3 7 T18 2518
valid_sources[0x19] 851959 1 T1 86 T3 4 T18 2505
valid_sources[0x1a] 849126 1 T1 102 T3 4 T18 2412
valid_sources[0x1b] 848821 1 T1 89 T3 8 T18 2500
valid_sources[0x1c] 866713 1 T1 74 T3 7 T18 2412
valid_sources[0x1d] 925741 1 T1 100 T3 5 T18 2525
valid_sources[0x1e] 854267 1 T1 80 T3 5 T18 2593
valid_sources[0x1f] 919593 1 T1 84 T3 6 T18 2707
valid_sources[0x20] 930868 1 T1 73 T3 14 T18 2531
valid_sources[0x21] 969789 1 T1 85 T3 8 T18 2542
valid_sources[0x22] 853219 1 T1 90 T3 5 T18 2545
valid_sources[0x23] 906213 1 T1 90 T3 3 T18 2592
valid_sources[0x24] 851690 1 T1 73 T2 18 T3 6
valid_sources[0x25] 998119 1 T1 61 T3 3 T18 2609
valid_sources[0x26] 882373 1 T1 104 T3 8 T18 2601
valid_sources[0x27] 851541 1 T1 83 T3 8 T18 2459
valid_sources[0x28] 854859 1 T1 86 T3 6 T18 2478
valid_sources[0x29] 857138 1 T1 85 T3 10 T18 2519
valid_sources[0x2a] 977479 1 T1 84 T3 8 T18 2570
valid_sources[0x2b] 853083 1 T1 79 T3 5 T18 2608
valid_sources[0x2c] 849617 1 T1 87 T3 13 T18 2528
valid_sources[0x2d] 853243 1 T1 80 T3 4 T18 2557
valid_sources[0x2e] 1087233 1 T1 104 T3 4 T18 2417
valid_sources[0x2f] 852945 1 T1 79 T3 12 T18 2555
valid_sources[0x30] 906090 1 T1 89 T3 5 T18 2533
valid_sources[0x31] 1981942 1 T1 93 T3 4 T18 2491
valid_sources[0x32] 1150362 1 T1 89 T3 7 T18 2526
valid_sources[0x33] 848367 1 T1 101 T3 2 T18 2500
valid_sources[0x34] 1181109 1 T1 70 T3 6 T18 2462
valid_sources[0x35] 846267 1 T1 102 T3 11 T18 2457
valid_sources[0x36] 901799 1 T1 97 T3 6 T18 2587
valid_sources[0x37] 848402 1 T1 78 T3 11 T18 2370
valid_sources[0x38] 854666 1 T1 76 T3 6 T18 2418
valid_sources[0x39] 968647 1 T1 91 T3 5 T18 2607
valid_sources[0x3a] 850807 1 T1 77 T3 5 T18 2505
valid_sources[0x3b] 930526 1 T1 93 T3 5 T18 2597
valid_sources[0x3c] 950492 1 T1 90 T3 7 T18 2623
valid_sources[0x3d] 936566 1 T1 86 T3 5 T18 2444
valid_sources[0x3e] 851568 1 T1 88 T3 4 T18 2565
valid_sources[0x3f] 1506677 1 T1 80 T3 6 T18 2517
valid_sources[0x40] 851050 1 T1 71 T3 12 T18 2586
valid_sources[0x41] 1073576 1 T1 83 T3 5 T18 2505
valid_sources[0x42] 857289 1 T1 72 T3 4 T18 2526
valid_sources[0x43] 848574 1 T1 94 T3 13 T18 2496
valid_sources[0x44] 848146 1 T1 79 T3 4 T18 2542
valid_sources[0x45] 1708863 1 T1 75 T3 5 T18 2579
valid_sources[0x46] 848945 1 T1 83 T3 8 T18 2450
valid_sources[0x47] 856582 1 T1 84 T3 7 T18 2610
valid_sources[0x48] 852287 1 T1 62 T3 1 T18 2497
valid_sources[0x49] 1784180 1 T1 88 T3 6 T18 2643
valid_sources[0x4a] 965686 1 T1 93 T3 9 T18 2525
valid_sources[0x4b] 854896 1 T1 64 T3 7 T18 2603
valid_sources[0x4c] 847413 1 T1 85 T3 9 T18 2564
valid_sources[0x4d] 854204 1 T1 92 T3 8 T18 2499
valid_sources[0x4e] 2811604 1 T1 83 T3 7 T18 2561
valid_sources[0x4f] 853318 1 T1 84 T3 9 T18 2478
valid_sources[0x50] 850467 1 T1 88 T3 9 T18 2613
valid_sources[0x51] 846572 1 T1 69 T3 13 T18 2494
valid_sources[0x52] 851705 1 T1 89 T3 6 T18 2515
valid_sources[0x53] 845769 1 T1 92 T3 7 T18 2543
valid_sources[0x54] 3780013 1 T1 102 T3 4 T18 2535
valid_sources[0x55] 858184 1 T1 88 T3 7 T18 2551
valid_sources[0x56] 872358 1 T1 77 T3 6 T18 2521
valid_sources[0x57] 849856 1 T1 98 T3 7 T18 2578
valid_sources[0x58] 850688 1 T1 99 T3 8 T18 2590
valid_sources[0x59] 1002686 1 T1 84 T3 12 T18 2591
valid_sources[0x5a] 844858 1 T1 110 T3 9 T18 2562
valid_sources[0x5b] 854765 1 T1 80 T3 8 T18 2507
valid_sources[0x5c] 846840 1 T1 67 T3 9 T18 2528
valid_sources[0x5d] 884615 1 T1 99 T3 9 T18 2468
valid_sources[0x5e] 907624 1 T1 90 T3 5 T18 2542
valid_sources[0x5f] 1823127 1 T1 79 T3 11 T18 2584
valid_sources[0x60] 851433 1 T1 74 T3 6 T18 2595
valid_sources[0x61] 1619223 1 T1 86 T3 3 T18 2582
valid_sources[0x62] 1019866 1 T1 97 T3 9 T18 2531
valid_sources[0x63] 1114898 1 T1 80 T3 4 T18 2479
valid_sources[0x64] 850234 1 T1 87 T3 9 T18 2594
valid_sources[0x65] 853407 1 T1 98 T3 7 T18 2548
valid_sources[0x66] 845734 1 T1 85 T3 4 T18 2601
valid_sources[0x67] 1780067 1 T1 79 T3 5 T18 2537
valid_sources[0x68] 896574 1 T1 95 T3 12 T18 2476
valid_sources[0x69] 846664 1 T1 97 T3 2 T18 2504
valid_sources[0x6a] 1724196 1 T1 98 T3 1 T18 2639
valid_sources[0x6b] 856071 1 T1 85 T3 7 T18 2491
valid_sources[0x6c] 1247606 1 T1 97 T3 13 T18 2549
valid_sources[0x6d] 857147 1 T1 77 T3 7 T18 2591
valid_sources[0x6e] 851692 1 T1 78 T3 7 T18 2688
valid_sources[0x6f] 859843 1 T1 75 T3 4 T18 2535
valid_sources[0x70] 852840 1 T1 90 T3 10 T18 2507
valid_sources[0x71] 852079 1 T1 79 T3 16 T18 2519
valid_sources[0x72] 851335 1 T1 86 T3 9 T18 2540
valid_sources[0x73] 851698 1 T1 88 T3 9 T18 2504
valid_sources[0x74] 851821 1 T1 71 T3 4 T18 2488
valid_sources[0x75] 1310866 1 T1 83 T3 1 T18 2522
valid_sources[0x76] 1172488 1 T1 92 T3 7 T18 2533
valid_sources[0x77] 1693084 1 T1 80 T3 5 T18 2505
valid_sources[0x78] 852385 1 T1 98 T3 8 T18 2616
valid_sources[0x79] 851267 1 T1 88 T3 2 T18 2629
valid_sources[0x7a] 851938 1 T1 79 T3 6 T18 2543
valid_sources[0x7b] 1760551 1 T1 80 T3 12 T18 2579
valid_sources[0x7c] 878506 1 T1 91 T3 4 T18 2655
valid_sources[0x7d] 888900 1 T1 102 T3 4 T18 2467
valid_sources[0x7e] 857431 1 T1 86 T3 8 T18 2499
valid_sources[0x7f] 855320 1 T1 107 T3 11 T18 2473
valid_sources[0x80] 849107 1 T1 71 T3 5 T18 2601



Summary for Cross tl_a_chan_cov_cg_cc

Samples crossed: cp_opcode cp_mask cp_size
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
Automatically Generated Cross Bins 3 0 3 100.00


Automatically Generated Cross Bins for tl_a_chan_cov_cg_cc

Bins
cp_opcodecp_maskcp_sizeCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
values[0x4] all_enables biggest_size 46887016 1 T1 4095 T2 1 T3 326
values[0x0] all_enables biggest_size 39536530 1 T1 7367 T2 5 T3 408
values[0x1] all_enables biggest_size 34335767 1 T1 7178 T3 366 T18 74248

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%