Unified Coverage Report :: Module :: kmac_staterd

Module : kmac_staterd

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
90.00	100.00	70.00			100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_ip_kmac_0.1/rtl/kmac_staterd.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.u_staterd	90.00	100.00	70.00			100.00

---

Module Instance : tb.dut.u_staterd

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
90.00	100.00	70.00			100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
89.90	89.96	81.09			88.54	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
98.76	98.75	96.74	100.00	100.00	97.06	100.00	dut

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
gen_slicer[0].u_state_slice	100.00	100.00					100.00
gen_slicer[1].u_state_slice	100.00	100.00					100.00
u_tlul_adapter	89.67	89.39	81.51			87.78	100.00

---

Since this is the module's only instance, the coverage report is the same as for the module.

Line Coverage for Module : kmac_staterd

	Line No.	Total	Covered	Percent
TOTAL		10	10	100.00
ALWAYS	87	4	4	100.00
CONT_ASSIGN	95	1	1	100.00
ALWAYS	101	3	3	100.00
CONT_ASSIGN	121	1	1	100.00
CONT_ASSIGN	123	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_ip_kmac_0.1/rtl/kmac_staterd.sv' or '../src/lowrisc_ip_kmac_0.1/rtl/kmac_staterd.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
87	1	1
88	1	1
89	1	1
90	1	1
			MISSING_ELSE
95	1	1
101	2	2
102	1	1
121	1	1
123	1	1

---

Cond Coverage for Module : kmac_staterd

	Total	Covered	Percent
Conditions	10	7	70.00
Logical	10	7	70.00
Non-Logical	0	0
Event	0	0

 LINE       89
 EXPRESSION (tlram_req & ((~tlram_we)))
             ----1----   ------2------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Covered	T1,T7,T16

 LINE       95
 EXPRESSION (tlram_req & ((~tlram_we)))
             ----1----   ------2------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Covered	T1,T7,T16

 LINE       102
 EXPRESSION (tlram_req & ((!tlram_we)))
             ----1----   ------2------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Covered	T1,T7,T16

 LINE       123
 EXPRESSION ((int'(addr_sel) < Share) ? muxed_state[addr_sel] : 0)
             ------------1-----------

-1-	Status	Tests
0	Unreachable
1	Covered	T1,T2,T3

---

Branch Coverage for Module : kmac_staterd

	Line No.	Total	Covered	Percent
Branches		6	6	100.00
TERNARY	123	1	1	100.00
IF	87	3	3	100.00
IF	101	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_ip_kmac_0.1/rtl/kmac_staterd.sv' or '../src/lowrisc_ip_kmac_0.1/rtl/kmac_staterd.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	123	((int'(addr_sel) < Share)) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Unreachable

	LineNo.	Expression
-1-:	87	if ((!rst_ni))
-2-:	89	if ((tlram_req & (~tlram_we)))

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T1,T7,T16
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	101	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3