Line Coverage for Module :
keccak_2share
| Line No. | Total | Covered | Percent |
|---|
| TOTAL | | 297 | 297 | 100.00 |
| CONT_ASSIGN | 98 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 98 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 99 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 99 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 103 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 104 | 1 | 1 | 100.00 |
| ALWAYS | 107 | 3 | 3 | 100.00 |
| CONT_ASSIGN | 125 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 125 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 129 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 129 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 136 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 140 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 141 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 165 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 165 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 165 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 165 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 165 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 166 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 166 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 166 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 166 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 166 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 168 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 168 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 168 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 168 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 168 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 169 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 169 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 169 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 169 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 169 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 176 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 176 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 176 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 176 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 176 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 181 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 181 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 181 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 181 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 181 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 187 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 187 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 187 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 187 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 187 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 192 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 192 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 192 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 192 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 192 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 198 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 198 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 198 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 198 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 198 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 203 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 203 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 203 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 203 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 203 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 209 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 209 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 209 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 209 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 209 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 214 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 214 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 214 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 214 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 214 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 221 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 221 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 221 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 221 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 221 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 222 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 222 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 222 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 222 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 222 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 223 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 223 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 223 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 223 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 223 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 224 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 224 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 224 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 224 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 224 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 231 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 231 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 231 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 231 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 231 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 265 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 265 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 265 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 265 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 265 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 266 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 266 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 266 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 266 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 266 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 267 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 267 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 267 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 267 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 267 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 268 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 268 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 268 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 268 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 268 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 269 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 269 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 269 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 269 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 269 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 271 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 271 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 271 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 271 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 271 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 272 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 272 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 272 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 272 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 272 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 273 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 273 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 273 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 273 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 273 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 274 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 274 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 274 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 274 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 274 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 275 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 275 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 275 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 275 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 275 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 278 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 278 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 278 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 278 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 278 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 279 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 279 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 279 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 279 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 279 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 286 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 286 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 286 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 286 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 286 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 286 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 286 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 286 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 286 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 286 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 286 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 286 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 286 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 286 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 286 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 286 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 286 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 286 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 286 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 286 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 286 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 286 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 286 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 286 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 286 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 289 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 289 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 289 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 289 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 289 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 289 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 289 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 289 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 289 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 289 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 289 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 289 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 289 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 289 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 289 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 289 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 289 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 289 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 289 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 289 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 289 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 289 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 289 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 289 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 289 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 314 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 314 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 315 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 315 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 322 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 322 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 324 | 1 | 1 | 100.00 |
| CONT_ASSIGN | 344 | 1 | 1 | 100.00 |
| ROUTINE | 363 | 0 | 0 | |
| ROUTINE | 363 | 5 | 5 | 100.00 |
| ROUTINE | 376 | 0 | 0 | |
| ROUTINE | 376 | 5 | 5 | 100.00 |
| ROUTINE | 389 | 4 | 4 | 100.00 |
| ROUTINE | 409 | 0 | 0 | |
| ROUTINE | 409 | 10 | 10 | 100.00 |
| ROUTINE | 478 | 0 | 0 | |
| ROUTINE | 478 | 4 | 4 | 100.00 |
| ROUTINE | 547 | 3 | 3 | 100.00 |
97 for (genvar i = 0 ; i < Share ; i++) begin : g_state_inout
98 2/2 assign state_in[i] = bitarray_to_box(s_i[i]);
Tests: T1 T2 T3 | T1 T2 T3
99 2/2 assign s_o[i] = box_to_bitarray(state_out[i]);
Tests: T1 T2 T3 | T1 T2 T3
100 end : g_state_inout
101
102 if (EnMasking) begin : g_2share_data
103 1/1 assign phase1_in = state_in;
Tests: T1 T2 T3
104 1/1 assign phase2_in = state_in;
Tests: T1 T2 T3
105
106 always_comb begin
107 1/1 unique case (phase_sel_i)
Tests: T1 T2 T3
108 1/1 MuBi4False: state_out = phase1_out;
Tests: T1 T2 T3
109 1/1 MuBi4True: state_out = phase2_out;
Tests: T1 T2 T3
110 default: state_out = phase1_out;
111 endcase
112 end
113 end else begin : g_single_data
114 assign phase1_in = state_in;
115 assign phase2_in = phase1_out;
116 assign state_out = phase2_out;
117 end
118
119 //////////////
120 // Datapath //
121 //////////////
122 for (genvar i = 0 ; i < Share ; i++) begin : g_datapath
123
124 // Phase 1:
125 2/2 assign theta_data[i] = theta(phase1_in[i]);
Tests: T1 T2 T3 | T1 T2 T3
126 // Commented out rho function as vcs complains z-Offset%W isn't constant
127 // assign rho_data[i] = rho(theta_data[i]);
128
129 2/2 assign pi_data[i] = pi(rho_data[i]);
Tests: T1 T2 T3 | T1 T2 T3
130
131 // Phase 2 (Cycles 1, 2 and 3):
132 // Chi : See below
133 // Iota: See below
134 end : g_datapath
135
136 1/1 assign phase1_out = pi_data;
Tests: T1 T2 T3
137
138 // Iota adds Round Constants(RC), so only one share should be XORed
139 if (EnMasking) begin : g_2share_iota
140 1/1 assign iota_data[0] = iota(chi_data[0], rnd_i);
Tests: T1 T2 T3
141 1/1 assign iota_data[1] = chi_data[1];
Tests: T1 T2 T3
142 end else begin : g_single_iota
143 assign iota_data[0] = iota(chi_data[0], rnd_i);
144 end
145
146 if (EnMasking) begin : g_2share_chi
147 // Domain-Oriented Masking
148 // reference: https://eprint.iacr.org/2017/395.pdf
149
150 localparam int unsigned WSheetHalf = $bits(sheet_t)/2;
151 logic [4:0][WSheetHalf-1:0] in_prd, out_prd;
152
153 /////////////////////
154 // DOM multipliers //
155 /////////////////////
156
157 for (genvar x = 0 ; x < 5 ; x++) begin : g_chi_w
158 localparam int X1 = (x + 1) % 5;
159 localparam int X2 = (x + 2) % 5;
160
161 sheet_t sheet0[Share]; // Inverted input X1
162 sheet_t sheet1[Share]; // X2
163 sheet_t sheet2[Share]; // DOM output
164
165 5/5 assign sheet0[0] = ~phase2_in[0][X1];
Tests: T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3
166 5/5 assign sheet0[1] = phase2_in[1][X1];
Tests: T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3
167
168 5/5 assign sheet1[0] = phase2_in[0][X2];
Tests: T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3
169 5/5 assign sheet1[1] = phase2_in[1][X2];
Tests: T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3
170
171 // Convert sheet_t to 1D arrays, one for the upper and lower half lane.
172 logic [WSheetHalf-1:0] a0_l, a1_l, b0_l, b1_l;
173 logic [WSheetHalf-1:0] a0_h, a1_h, b0_h, b1_h;
174 logic [WSheetHalf-1:0] a0, a1, b0, b1, q0, q1;
175
176 5/5 assign a0_l = {sheet0[0][0][W/2-1:0],
Tests: T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3
177 sheet0[0][1][W/2-1:0],
178 sheet0[0][2][W/2-1:0],
179 sheet0[0][3][W/2-1:0],
180 sheet0[0][4][W/2-1:0]};
181 5/5 assign a1_l = {sheet0[1][0][W/2-1:0],
Tests: T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3
182 sheet0[1][1][W/2-1:0],
183 sheet0[1][2][W/2-1:0],
184 sheet0[1][3][W/2-1:0],
185 sheet0[1][4][W/2-1:0]};
186
187 5/5 assign a0_h = {sheet0[0][0][W-1:W/2],
Tests: T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3
188 sheet0[0][1][W-1:W/2],
189 sheet0[0][2][W-1:W/2],
190 sheet0[0][3][W-1:W/2],
191 sheet0[0][4][W-1:W/2]};
192 5/5 assign a1_h = {sheet0[1][0][W-1:W/2],
Tests: T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3
193 sheet0[1][1][W-1:W/2],
194 sheet0[1][2][W-1:W/2],
195 sheet0[1][3][W-1:W/2],
196 sheet0[1][4][W-1:W/2]};
197
198 5/5 assign b0_l = {sheet1[0][0][W/2-1:0],
Tests: T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3
199 sheet1[0][1][W/2-1:0],
200 sheet1[0][2][W/2-1:0],
201 sheet1[0][3][W/2-1:0],
202 sheet1[0][4][W/2-1:0]};
203 5/5 assign b1_l = {sheet1[1][0][W/2-1:0],
Tests: T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3
204 sheet1[1][1][W/2-1:0],
205 sheet1[1][2][W/2-1:0],
206 sheet1[1][3][W/2-1:0],
207 sheet1[1][4][W/2-1:0]};
208
209 5/5 assign b0_h = {sheet1[0][0][W-1:W/2],
Tests: T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3
210 sheet1[0][1][W-1:W/2],
211 sheet1[0][2][W-1:W/2],
212 sheet1[0][3][W-1:W/2],
213 sheet1[0][4][W-1:W/2]};
214 5/5 assign b1_h = {sheet1[1][0][W-1:W/2],
Tests: T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3
215 sheet1[1][1][W-1:W/2],
216 sheet1[1][2][W-1:W/2],
217 sheet1[1][3][W-1:W/2],
218 sheet1[1][4][W-1:W/2]};
219
220 // Input muxing
221 5/5 assign a0 = dom_in_low_i ? a0_l : a0_h;
Tests: T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3
222 5/5 assign a1 = dom_in_low_i ? a1_l : a1_h;
Tests: T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3
223 5/5 assign b0 = dom_in_low_i ? b0_l : b0_h;
Tests: T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3
224 5/5 assign b1 = dom_in_low_i ? b1_l : b1_h;
Tests: T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3
225
226 // Randomness muxing
227 if (!ForceRandExt) begin : gen_in_prd_mux
228 // Intermediate results are rotated across rows. The new Row x depends on
229 // data from Rows x + 1 and x + 2. Hence we don't want to use intermediate
230 // results from Rows x, x + 1, and x + 2 for remasking.
231 5/5 assign in_prd[x] = dom_in_rand_ext_i ? rand_i[x * WSheetHalf +: WSheetHalf] :
Tests: T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3
232 out_prd[rot_int(x, 5)];
233 end else begin : gen_no_in_prd_mux
234 // Always use the externally provided randomness.
235 assign in_prd[x] = rand_i[x * WSheetHalf +: WSheetHalf];
236 // Tie off unused signals.
237 logic unused_out_prd;
238 assign unused_out_prd = ^{dom_in_rand_ext_i, out_prd[rot_int(x, 5)]};
239 end
240
241 prim_dom_and_2share #(
242 .DW (WSheetHalf), // a half sheet
243 .Pipeline(1) // Process the full sheet in 3 clock cycles. This reduces
244 // SCA leakage.
245 ) u_dom (
246 .clk_i,
247 .rst_ni,
248
249 .a0_i (a0),
250 .a1_i (a1),
251 .b0_i (b0),
252 .b1_i (b1),
253 .z_valid_i (dom_update_i),
254 .z_i (in_prd[x]),
255 .q0_o (q0),
256 .q1_o (q1),
257 .prd_o (out_prd[x])
258 );
259
260 // Output conversion from q0, q1 to sheet_t
261 // For simplicity, we forward the generated lane half to both the upper
262 // and lower lane halves at this point. The actual output muxing/selection
263 // happens after the Iota step when generating phase2_out from iota_data
264 // and state_in below.
265 5/5 assign sheet2[0][4] = {2{q0[W/2*0+:W/2]}};
Tests: T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3
266 5/5 assign sheet2[0][3] = {2{q0[W/2*1+:W/2]}};
Tests: T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3
267 5/5 assign sheet2[0][2] = {2{q0[W/2*2+:W/2]}};
Tests: T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3
268 5/5 assign sheet2[0][1] = {2{q0[W/2*3+:W/2]}};
Tests: T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3
269 5/5 assign sheet2[0][0] = {2{q0[W/2*4+:W/2]}};
Tests: T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3
270
271 5/5 assign sheet2[1][4] = {2{q1[W/2*0+:W/2]}};
Tests: T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3
272 5/5 assign sheet2[1][3] = {2{q1[W/2*1+:W/2]}};
Tests: T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3
273 5/5 assign sheet2[1][2] = {2{q1[W/2*2+:W/2]}};
Tests: T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3
274 5/5 assign sheet2[1][1] = {2{q1[W/2*3+:W/2]}};
Tests: T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3
275 5/5 assign sheet2[1][0] = {2{q1[W/2*4+:W/2]}};
Tests: T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3
276
277 // Final XOR to generate the output
278 5/5 assign chi_data[0][x] = sheet2[0] ^ phase2_in[0][x];
Tests: T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3
279 5/5 assign chi_data[1][x] = sheet2[1] ^ phase2_in[1][x];
Tests: T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3
280 end : g_chi_w
281
282 // Since Chi and thus Iota are separately applied to the lower and upper half
283 // lanes, we need to forward the input to the other half.
284 for (genvar x = 0 ; x < 5 ; x++) begin : g_2share_phase2_out_row
285 for (genvar y = 0 ; y < 5 ; y++) begin : g_2share_phase2_out_col
286 25/25 assign phase2_out[0][x][y] = dom_out_low_i ?
Tests: T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3
287 { state_in[0][x][y][W-1:W/2], iota_data[0][x][y][W/2-1:0]} :
288 {iota_data[0][x][y][W-1:W/2], state_in[0][x][y][W/2-1:0]};
289 25/25 assign phase2_out[1][x][y] = dom_out_low_i ?
Tests: T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3
290 { state_in[1][x][y][W-1:W/2], iota_data[1][x][y][W/2-1:0]} :
291 {iota_data[1][x][y][W-1:W/2], state_in[1][x][y][W/2-1:0]};
292 end
293 end
294
295 end else begin : g_single_chi
296 assign chi_data[0] = chi(phase2_in[0]);
297 assign phase2_out = iota_data;
298 end
299
300 // Rho ======================================================================
301 // As RhoOffset[x][y] is considered as variable int in VCS,
302 // it is replaced with generate statement.
303 // Revised to meet verilator lint. Now RhoOffset is 1-D array
304 localparam int RhoOffset [25] = '{
305 //y 0 1 2 3 4 x
306 0, 36, 3, 105, 210, // 0: 0 1 2 3 4
307 1, 300, 10, 45, 66, // 1: 5 6 7 8 9
308 190, 6, 171, 15, 253, // 2: 10 11 12 13 14
309 28, 55, 153, 21, 120, // 3: 15 16 17 18 19
310 91, 276, 231, 136, 78 // 4: 20 21 22 23 24
311 };
312 for (genvar i = 0 ; i < Share ; i++) begin : g_rho
313 box_t rho_in, rho_out;
314 2/2 assign rho_in = theta_data[i];
Tests: T1 T2 T3 | T1 T2 T3
315 2/2 assign rho_data[i] = rho_out;
Tests: T1 T2 T3 | T1 T2 T3
316
317 for (genvar x = 0 ; x < 5 ; x++) begin : gen_rho_x
318 for (genvar y = 0 ; y < 5 ; y++) begin : gen_rho_y
319 localparam int Offset = RhoOffset[5*x+y]%W;
320 localparam int ShiftAmt = W- Offset;
321 if (Offset == 0) begin : gen_offset0
322 2/2 assign rho_out[x][y][W-1:0] = rho_in[x][y][W-1:0];
Tests: T1 T2 T3 | T1 T2 T3
323 end else begin : gen_others
324 48/48 assign rho_out[x][y][W-1:0] = {rho_in[x][y][0+:ShiftAmt],
Tests: T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3 | T1 T2 T3
325 rho_in[x][y][ShiftAmt+:Offset]};
326 end
327 end
328 end
329 end : g_rho
330
331 ////////////////
332 // Assertions //
333 ////////////////
334
335 `ASSERT_INIT(ValidWidth_A,
336 EnMasking == 0 && Width inside {25, 50, 100, 200, 400, 800, 1600} ||
337 EnMasking == 1 && Width inside {50, 100, 200, 400, 800, 1600})
338 `ASSERT_INIT(ValidW_A, W inside {1, 2, 4, 8, 16, 32, 64})
339 `ASSERT_INIT(ValidL_A, L inside {0, 1, 2, 3, 4, 5, 6})
340 `ASSERT_INIT(ValidRound_A, MaxRound <= 24) // Keccak-f only
341
342 // phase_sel_i shall stay for two cycle after change to 1.
343 lc_ctrl_pkg::lc_tx_t unused_lc_sig;
344 1/1 assign unused_lc_sig = lc_escalate_en_i;
Tests: T1 T2 T3
345 if (EnMasking) begin : gen_selperiod_chk
346 `ASSUME(SelStayTwoCycleIfTrue_A,
347 ($past(phase_sel_i) == MuBi4False) && (phase_sel_i == MuBi4True)
348 |=> phase_sel_i == MuBi4True, clk_i, !rst_ni ||
349 lc_ctrl_pkg::lc_tx_test_true_loose(lc_escalate_en_i))
350 end
351
352 ///////////////
353 // Functions //
354 ///////////////
355
356 // Convert bitarray to 3D box
357 // Please take a look at FIPS PUB 202
358 // https://nvlpubs.nist.gov/nistpubs/FIPS/NIST.FIPS.202.pdf
359 // > For all triples (x,y,z) such that 0<=x<5, 0<=y<5, and 0<=z<w,
360 // > A[x,y,z]=S[w(5y+x)+z]
361 function automatic box_t bitarray_to_box(logic [Width-1:0] s_in);
362 automatic box_t box;
363 1/1 for (int y = 0 ; y < 5 ; y++) begin
Tests: T1 T2 T3
364 1/1 for (int x = 0 ; x < 5 ; x++) begin
Tests: T1 T2 T3
365 1/1 for (int z = 0 ; z < W ; z++) begin
Tests: T1 T2 T3
366 1/1 box[x][y][z] = s_in[W*(5*y+x) + z];
Tests: T1 T2 T3
367 end
368 end
369 end
370 1/1 return box;
Tests: T1 T2 T3
371 endfunction : bitarray_to_box
372
373 // Convert 3D cube to bitarray
374 function automatic logic [Width-1:0] box_to_bitarray(box_t state);
375 automatic logic [Width-1:0] bitarray;
376 1/1 for (int y = 0 ; y < 5 ; y++) begin
Tests: T1 T2 T3
377 1/1 for (int x = 0 ; x < 5 ; x++) begin
Tests: T1 T2 T3
378 1/1 for (int z = 0 ; z < W ; z++) begin
Tests: T1 T2 T3
379 1/1 bitarray[W*(5*y+x)+z] = state[x][y][z];
Tests: T1 T2 T3
380 end
381 end
382 end
383 1/1 return bitarray;
Tests: T1 T2 T3
384 endfunction : box_to_bitarray
385
386 // Rotate integer indices
387 function automatic integer rot_int(integer in, integer num);
388 integer out;
389 1/1 if (in == 0) begin
Tests: T1 T2 T3
390 1/1 out = num - 1;
Tests: T1 T2 T3
391 end else begin
392 1/1 out = in - 1;
Tests: T1 T2 T3
393 end
394 1/1 return out;
Tests: T1 T2 T3
395 endfunction
396
397 // Step Mapping =============================================================
398 // theta
399 // XOR each bit in the state with the parity of two columns
400 // C[x,z] = A[x,0,z] ^ A[x,1,z] ^ A[x,2,z] ^ A[x,3,z] ^ A[x,4,z]
401 // D[x,z] = C[x-1,z] ^ C[x+1,z-1]
402 // theta = A[x,y,z] ^ D[x,z]
403 localparam int ThetaIndexX1 [5] = '{4, 0, 1, 2, 3}; // (x-1)%5
404 localparam int ThetaIndexX2 [5] = '{1, 2, 3, 4, 0}; // (x+1)%5
405 function automatic box_t theta(box_t state);
406 plane_t c;
407 plane_t d;
408 box_t result;
409 1/1 for (int x = 0 ; x < 5 ; x++) begin
Tests: T1 T2 T3
410 1/1 c[x] = state[x][0] ^ state[x][1] ^ state[x][2] ^ state[x][3] ^ state[x][4];
Tests: T1 T2 T3
411 end
412 1/1 for (int x = 0 ; x < 5 ; x++) begin
Tests: T1 T2 T3
413 1/1 for (int z = 0 ; z < W ; z++) begin
Tests: T1 T2 T3
414 int index_z;
415 1/1 index_z = (z == 0) ? W-1 : z-1; // (z+1)%W
Tests: T1 T2 T3
416 1/1 d[x][z] = c[ThetaIndexX1[x]][z] ^ c[ThetaIndexX2[x]][index_z];
Tests: T1 T2 T3
417 end
418 end
419 1/1 for (int x = 0 ; x < 5 ; x++) begin
Tests: T1 T2 T3
420 1/1 for (int y = 0 ; y < 5 ; y++) begin
Tests: T1 T2 T3
421 1/1 result[x][y] = state[x][y] ^ d[x];
Tests: T1 T2 T3
422 end
423 end
424 1/1 return result;
Tests: T1 T2 T3
425 endfunction : theta
426
427 // rho
428
429 // Commented out entire rho function due to VCS elaboration error.
430 // (z-RhoOffset[x][y]%W) isn't considered as a constant in VCS.
431 // Even changing it to W-RhoOffset[x][y]%W and assign to ShiftAmt
432 // creates same error.
433
434 // Offset : Look at Table 2 in FIPS PUB 202
435 //localparam int RhoOffset [5][5] = '{
436 // //y 0 1 2 3 4 x
437 // '{ 0, 36, 3, 105, 210},// 0
438 // '{ 1, 300, 10, 45, 66},// 1
439 // '{ 190, 6, 171, 15, 253},// 2
440 // '{ 28, 55, 153, 21, 120},// 3
441 // '{ 91, 276, 231, 136, 78} // 4
442 //};
443
444 // rotate bits of each lane by offset
445 // 1. rho[0,0,z] = A[0,0,z]
446 // 2. Offset swap
447 // a. (x,y) := (1,0)
448 // b. for t [0..23]
449 // i. rho[x,y,z] = A[x,y,z-(t+1)(t+2)/2]
450 // ii. (x,y) = (y, (2x+3y))
451 //function automatic box_t rho(box_t state);
452 // box_t result;
453 // for (int x = 0 ; x < 5 ; x++) begin
454 // for (int y = 0 ; y < 5 ; y++) begin
455 // for (int z = 0 ; z < W ; z++) begin
456 // automatic int index_z;
457 // index_z = (z-RhoOffset[x][y])%W;
458 // result[x][y][z] = state[x][y][(z-RhoOffset[x][y])%W];
459 // end
460 // end
461 // end
462 // return result;
463 //endfunction : rho
464
465 // pi
466 // rearrange the position of lanes
467 // pi[x,y,z] = state[(x+3y),x,z]
468 localparam int PiRotate [5][5] = '{
469 //y 0 1 2 3 4 x
470 '{ 0, 3, 1, 4, 2},// 0
471 '{ 1, 4, 2, 0, 3},// 1
472 '{ 2, 0, 3, 1, 4},// 2
473 '{ 3, 1, 4, 2, 0},// 3
474 '{ 4, 2, 0, 3, 1} // 4
475 };
476 function automatic box_t pi(box_t state);
477 box_t result;
478 1/1 for (int x = 0 ; x < 5 ; x++) begin
Tests: T1 T2 T3
479 1/1 for (int y = 0 ; y < 5 ; y++) begin
Tests: T1 T2 T3
480 1/1 result[x][y][W-1:0] = state[PiRotate[x][y]][x][W-1:0];
Tests: T1 T2 T3
481 end
482 end
483 1/1 return result;
Tests: T1 T2 T3
484 endfunction : pi
485
486 // chi
487 // chi[x,y,z] = state[x,y,z] ^ ((state[x+1,y,z] ^ 1) & state[x+2,y,z])
488 localparam int ChiIndexX1 [5] = '{1, 2, 3, 4, 0}; // (x+1)%5
489 localparam int ChiIndexX2 [5] = '{2, 3, 4, 0, 1}; // (x+2)%5
490 function automatic box_t chi(box_t state);
491 box_t result;
492 for (int x = 0 ; x < 5 ; x++) begin
493 result[x] = state[x] ^ ((~state[ChiIndexX1[x]]) & state[ChiIndexX2[x]]);
494 end
495 return result;
496 endfunction : chi
497
498 // iota
499 // XOR (x,y) = (0,0) with Round Constant (RC)
500
501 // RC parameter: Precomputed by util/keccak_rc.py. Only up-to 0..L-1 is used
502 // RC = '0
503 // RC[2**j-1] = rc(j+7*rnd)
504 // rc(t) =
505 // 1. t%255 == 0 -> 1
506 // 2. R[0:7] = 'b10000000
507 // 3. for i = [1..t%255]
508 // a. R = 0 || R
509 // b. R[0] = R[0] ^ R[8]
510 // c. R[4] = R[4] ^ R[8]
511 // d. R[5] = R[5] ^ R[8]
512 // e. R[6] = R[6] ^ R[8]
513 // f. R = R[0:7]
514 // 4. return R[0]
515 // RC has L = [0..6]
516 // for lower L case, only chopping lower part of 64bit RC is sufficient.
517 localparam logic [63:0] RC [24] = '{
518 64'h 0000_0000_0000_0001, // Round 0
519 64'h 0000_0000_0000_8082, // Round 1
520 64'h 8000_0000_0000_808A, // Round 2
521 64'h 8000_0000_8000_8000, // Round 3
522 64'h 0000_0000_0000_808B, // Round 4
523 64'h 0000_0000_8000_0001, // Round 5
524 64'h 8000_0000_8000_8081, // Round 6
525 64'h 8000_0000_0000_8009, // Round 7
526 64'h 0000_0000_0000_008A, // Round 8
527 64'h 0000_0000_0000_0088, // Round 9
528 64'h 0000_0000_8000_8009, // Round 10
529 64'h 0000_0000_8000_000A, // Round 11
530 64'h 0000_0000_8000_808B, // Round 12
531 64'h 8000_0000_0000_008B, // Round 13
532 64'h 8000_0000_0000_8089, // Round 14
533 64'h 8000_0000_0000_8003, // Round 15
534 64'h 8000_0000_0000_8002, // Round 16
535 64'h 8000_0000_0000_0080, // Round 17
536 64'h 0000_0000_0000_800A, // Round 18
537 64'h 8000_0000_8000_000A, // Round 19
538 64'h 8000_0000_8000_8081, // Round 20
539 64'h 8000_0000_0000_8080, // Round 21
540 64'h 0000_0000_8000_0001, // Round 22
541 64'h 8000_0000_8000_8008 // Round 23
542 };
543
544 // iota: XOR with RC for (x,y) = (0,0)
545 function automatic box_t iota(box_t state, logic [RndW-1:0] rnd);
546 box_t result;
547 1/1 result = state;
Tests: T1 T2 T3
548 1/1 result[0][0][W-1:0] = state[0][0][W-1:0] ^ RC[rnd][W-1:0];
Tests: T1 T2 T3
549
550 1/1 return result;
Tests: T1 T2 T3
Cond Coverage for Module :
keccak_2share
| Total | Covered | Percent |
|---|
| Conditions | 160 | 158 | 98.75 |
| Logical | 160 | 158 | 98.75 |
| Non-Logical | 0 | 0 | |
| Event | 0 | 0 | |
LINE 221
EXPRESSION (dom_in_low_i ? g_2share_chi.g_chi_w[0].a0_l : g_2share_chi.g_chi_w[0].a0_h)
------1-----
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 221
EXPRESSION (dom_in_low_i ? g_2share_chi.g_chi_w[1].a0_l : g_2share_chi.g_chi_w[1].a0_h)
------1-----
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 221
EXPRESSION (dom_in_low_i ? g_2share_chi.g_chi_w[2].a0_l : g_2share_chi.g_chi_w[2].a0_h)
------1-----
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 221
EXPRESSION (dom_in_low_i ? g_2share_chi.g_chi_w[3].a0_l : g_2share_chi.g_chi_w[3].a0_h)
------1-----
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 221
EXPRESSION (dom_in_low_i ? g_2share_chi.g_chi_w[4].a0_l : g_2share_chi.g_chi_w[4].a0_h)
------1-----
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 222
EXPRESSION (dom_in_low_i ? g_2share_chi.g_chi_w[0].a1_l : g_2share_chi.g_chi_w[0].a1_h)
------1-----
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 222
EXPRESSION (dom_in_low_i ? g_2share_chi.g_chi_w[1].a1_l : g_2share_chi.g_chi_w[1].a1_h)
------1-----
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 222
EXPRESSION (dom_in_low_i ? g_2share_chi.g_chi_w[2].a1_l : g_2share_chi.g_chi_w[2].a1_h)
------1-----
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 222
EXPRESSION (dom_in_low_i ? g_2share_chi.g_chi_w[3].a1_l : g_2share_chi.g_chi_w[3].a1_h)
------1-----
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 222
EXPRESSION (dom_in_low_i ? g_2share_chi.g_chi_w[4].a1_l : g_2share_chi.g_chi_w[4].a1_h)
------1-----
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 223
EXPRESSION (dom_in_low_i ? g_2share_chi.g_chi_w[0].b0_l : g_2share_chi.g_chi_w[0].b0_h)
------1-----
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 223
EXPRESSION (dom_in_low_i ? g_2share_chi.g_chi_w[1].b0_l : g_2share_chi.g_chi_w[1].b0_h)
------1-----
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 223
EXPRESSION (dom_in_low_i ? g_2share_chi.g_chi_w[2].b0_l : g_2share_chi.g_chi_w[2].b0_h)
------1-----
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 223
EXPRESSION (dom_in_low_i ? g_2share_chi.g_chi_w[3].b0_l : g_2share_chi.g_chi_w[3].b0_h)
------1-----
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 223
EXPRESSION (dom_in_low_i ? g_2share_chi.g_chi_w[4].b0_l : g_2share_chi.g_chi_w[4].b0_h)
------1-----
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 224
EXPRESSION (dom_in_low_i ? g_2share_chi.g_chi_w[0].b1_l : g_2share_chi.g_chi_w[0].b1_h)
------1-----
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 224
EXPRESSION (dom_in_low_i ? g_2share_chi.g_chi_w[1].b1_l : g_2share_chi.g_chi_w[1].b1_h)
------1-----
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 224
EXPRESSION (dom_in_low_i ? g_2share_chi.g_chi_w[2].b1_l : g_2share_chi.g_chi_w[2].b1_h)
------1-----
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 224
EXPRESSION (dom_in_low_i ? g_2share_chi.g_chi_w[3].b1_l : g_2share_chi.g_chi_w[3].b1_h)
------1-----
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 224
EXPRESSION (dom_in_low_i ? g_2share_chi.g_chi_w[4].b1_l : g_2share_chi.g_chi_w[4].b1_h)
------1-----
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 231
EXPRESSION (dom_in_rand_ext_i ? rand_i[(0 * g_2share_chi.WSheetHalf)+:g_2share_chi.WSheetHalf] : g_2share_chi.out_prd[keccak_2share.rot_int(0, 5)])
--------1--------
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 231
EXPRESSION (dom_in_rand_ext_i ? rand_i[(1 * g_2share_chi.WSheetHalf)+:g_2share_chi.WSheetHalf] : g_2share_chi.out_prd[keccak_2share.rot_int(1, 5)])
--------1--------
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 231
EXPRESSION (dom_in_rand_ext_i ? rand_i[(2 * g_2share_chi.WSheetHalf)+:g_2share_chi.WSheetHalf] : g_2share_chi.out_prd[keccak_2share.rot_int(2, 5)])
--------1--------
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 231
EXPRESSION (dom_in_rand_ext_i ? rand_i[(3 * g_2share_chi.WSheetHalf)+:g_2share_chi.WSheetHalf] : g_2share_chi.out_prd[keccak_2share.rot_int(3, 5)])
--------1--------
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 231
EXPRESSION (dom_in_rand_ext_i ? rand_i[(4 * g_2share_chi.WSheetHalf)+:g_2share_chi.WSheetHalf] : g_2share_chi.out_prd[keccak_2share.rot_int(4, 5)])
--------1--------
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 286
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[0][0][0][(W - 1):(W / 2)], iota_data[0][0][0][((W / 2) - 1):0]}) : ({iota_data[0][0][0][(W - 1):(W / 2)], state_in[0][0][0][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 286
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[0][0][1][(W - 1):(W / 2)], iota_data[0][0][1][((W / 2) - 1):0]}) : ({iota_data[0][0][1][(W - 1):(W / 2)], state_in[0][0][1][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 286
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[0][0][2][(W - 1):(W / 2)], iota_data[0][0][2][((W / 2) - 1):0]}) : ({iota_data[0][0][2][(W - 1):(W / 2)], state_in[0][0][2][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 286
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[0][0][3][(W - 1):(W / 2)], iota_data[0][0][3][((W / 2) - 1):0]}) : ({iota_data[0][0][3][(W - 1):(W / 2)], state_in[0][0][3][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 286
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[0][0][4][(W - 1):(W / 2)], iota_data[0][0][4][((W / 2) - 1):0]}) : ({iota_data[0][0][4][(W - 1):(W / 2)], state_in[0][0][4][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 286
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[0][1][0][(W - 1):(W / 2)], iota_data[0][1][0][((W / 2) - 1):0]}) : ({iota_data[0][1][0][(W - 1):(W / 2)], state_in[0][1][0][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 286
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[0][1][1][(W - 1):(W / 2)], iota_data[0][1][1][((W / 2) - 1):0]}) : ({iota_data[0][1][1][(W - 1):(W / 2)], state_in[0][1][1][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 286
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[0][1][2][(W - 1):(W / 2)], iota_data[0][1][2][((W / 2) - 1):0]}) : ({iota_data[0][1][2][(W - 1):(W / 2)], state_in[0][1][2][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 286
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[0][1][3][(W - 1):(W / 2)], iota_data[0][1][3][((W / 2) - 1):0]}) : ({iota_data[0][1][3][(W - 1):(W / 2)], state_in[0][1][3][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 286
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[0][1][4][(W - 1):(W / 2)], iota_data[0][1][4][((W / 2) - 1):0]}) : ({iota_data[0][1][4][(W - 1):(W / 2)], state_in[0][1][4][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 286
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[0][2][0][(W - 1):(W / 2)], iota_data[0][2][0][((W / 2) - 1):0]}) : ({iota_data[0][2][0][(W - 1):(W / 2)], state_in[0][2][0][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 286
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[0][2][1][(W - 1):(W / 2)], iota_data[0][2][1][((W / 2) - 1):0]}) : ({iota_data[0][2][1][(W - 1):(W / 2)], state_in[0][2][1][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 286
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[0][2][2][(W - 1):(W / 2)], iota_data[0][2][2][((W / 2) - 1):0]}) : ({iota_data[0][2][2][(W - 1):(W / 2)], state_in[0][2][2][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 286
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[0][2][3][(W - 1):(W / 2)], iota_data[0][2][3][((W / 2) - 1):0]}) : ({iota_data[0][2][3][(W - 1):(W / 2)], state_in[0][2][3][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 286
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[0][2][4][(W - 1):(W / 2)], iota_data[0][2][4][((W / 2) - 1):0]}) : ({iota_data[0][2][4][(W - 1):(W / 2)], state_in[0][2][4][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 286
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[0][3][0][(W - 1):(W / 2)], iota_data[0][3][0][((W / 2) - 1):0]}) : ({iota_data[0][3][0][(W - 1):(W / 2)], state_in[0][3][0][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 286
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[0][3][1][(W - 1):(W / 2)], iota_data[0][3][1][((W / 2) - 1):0]}) : ({iota_data[0][3][1][(W - 1):(W / 2)], state_in[0][3][1][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 286
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[0][3][2][(W - 1):(W / 2)], iota_data[0][3][2][((W / 2) - 1):0]}) : ({iota_data[0][3][2][(W - 1):(W / 2)], state_in[0][3][2][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 286
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[0][3][3][(W - 1):(W / 2)], iota_data[0][3][3][((W / 2) - 1):0]}) : ({iota_data[0][3][3][(W - 1):(W / 2)], state_in[0][3][3][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 286
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[0][3][4][(W - 1):(W / 2)], iota_data[0][3][4][((W / 2) - 1):0]}) : ({iota_data[0][3][4][(W - 1):(W / 2)], state_in[0][3][4][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 286
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[0][4][0][(W - 1):(W / 2)], iota_data[0][4][0][((W / 2) - 1):0]}) : ({iota_data[0][4][0][(W - 1):(W / 2)], state_in[0][4][0][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 286
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[0][4][1][(W - 1):(W / 2)], iota_data[0][4][1][((W / 2) - 1):0]}) : ({iota_data[0][4][1][(W - 1):(W / 2)], state_in[0][4][1][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 286
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[0][4][2][(W - 1):(W / 2)], iota_data[0][4][2][((W / 2) - 1):0]}) : ({iota_data[0][4][2][(W - 1):(W / 2)], state_in[0][4][2][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 286
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[0][4][3][(W - 1):(W / 2)], iota_data[0][4][3][((W / 2) - 1):0]}) : ({iota_data[0][4][3][(W - 1):(W / 2)], state_in[0][4][3][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 286
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[0][4][4][(W - 1):(W / 2)], iota_data[0][4][4][((W / 2) - 1):0]}) : ({iota_data[0][4][4][(W - 1):(W / 2)], state_in[0][4][4][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 289
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[1][0][0][(W - 1):(W / 2)], iota_data[1][0][0][((W / 2) - 1):0]}) : ({iota_data[1][0][0][(W - 1):(W / 2)], state_in[1][0][0][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 289
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[1][0][1][(W - 1):(W / 2)], iota_data[1][0][1][((W / 2) - 1):0]}) : ({iota_data[1][0][1][(W - 1):(W / 2)], state_in[1][0][1][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 289
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[1][0][2][(W - 1):(W / 2)], iota_data[1][0][2][((W / 2) - 1):0]}) : ({iota_data[1][0][2][(W - 1):(W / 2)], state_in[1][0][2][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 289
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[1][0][3][(W - 1):(W / 2)], iota_data[1][0][3][((W / 2) - 1):0]}) : ({iota_data[1][0][3][(W - 1):(W / 2)], state_in[1][0][3][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 289
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[1][0][4][(W - 1):(W / 2)], iota_data[1][0][4][((W / 2) - 1):0]}) : ({iota_data[1][0][4][(W - 1):(W / 2)], state_in[1][0][4][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 289
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[1][1][0][(W - 1):(W / 2)], iota_data[1][1][0][((W / 2) - 1):0]}) : ({iota_data[1][1][0][(W - 1):(W / 2)], state_in[1][1][0][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 289
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[1][1][1][(W - 1):(W / 2)], iota_data[1][1][1][((W / 2) - 1):0]}) : ({iota_data[1][1][1][(W - 1):(W / 2)], state_in[1][1][1][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 289
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[1][1][2][(W - 1):(W / 2)], iota_data[1][1][2][((W / 2) - 1):0]}) : ({iota_data[1][1][2][(W - 1):(W / 2)], state_in[1][1][2][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 289
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[1][1][3][(W - 1):(W / 2)], iota_data[1][1][3][((W / 2) - 1):0]}) : ({iota_data[1][1][3][(W - 1):(W / 2)], state_in[1][1][3][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 289
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[1][1][4][(W - 1):(W / 2)], iota_data[1][1][4][((W / 2) - 1):0]}) : ({iota_data[1][1][4][(W - 1):(W / 2)], state_in[1][1][4][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 289
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[1][2][0][(W - 1):(W / 2)], iota_data[1][2][0][((W / 2) - 1):0]}) : ({iota_data[1][2][0][(W - 1):(W / 2)], state_in[1][2][0][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 289
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[1][2][1][(W - 1):(W / 2)], iota_data[1][2][1][((W / 2) - 1):0]}) : ({iota_data[1][2][1][(W - 1):(W / 2)], state_in[1][2][1][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 289
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[1][2][2][(W - 1):(W / 2)], iota_data[1][2][2][((W / 2) - 1):0]}) : ({iota_data[1][2][2][(W - 1):(W / 2)], state_in[1][2][2][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 289
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[1][2][3][(W - 1):(W / 2)], iota_data[1][2][3][((W / 2) - 1):0]}) : ({iota_data[1][2][3][(W - 1):(W / 2)], state_in[1][2][3][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 289
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[1][2][4][(W - 1):(W / 2)], iota_data[1][2][4][((W / 2) - 1):0]}) : ({iota_data[1][2][4][(W - 1):(W / 2)], state_in[1][2][4][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 289
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[1][3][0][(W - 1):(W / 2)], iota_data[1][3][0][((W / 2) - 1):0]}) : ({iota_data[1][3][0][(W - 1):(W / 2)], state_in[1][3][0][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 289
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[1][3][1][(W - 1):(W / 2)], iota_data[1][3][1][((W / 2) - 1):0]}) : ({iota_data[1][3][1][(W - 1):(W / 2)], state_in[1][3][1][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 289
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[1][3][2][(W - 1):(W / 2)], iota_data[1][3][2][((W / 2) - 1):0]}) : ({iota_data[1][3][2][(W - 1):(W / 2)], state_in[1][3][2][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 289
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[1][3][3][(W - 1):(W / 2)], iota_data[1][3][3][((W / 2) - 1):0]}) : ({iota_data[1][3][3][(W - 1):(W / 2)], state_in[1][3][3][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 289
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[1][3][4][(W - 1):(W / 2)], iota_data[1][3][4][((W / 2) - 1):0]}) : ({iota_data[1][3][4][(W - 1):(W / 2)], state_in[1][3][4][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 289
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[1][4][0][(W - 1):(W / 2)], iota_data[1][4][0][((W / 2) - 1):0]}) : ({iota_data[1][4][0][(W - 1):(W / 2)], state_in[1][4][0][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 289
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[1][4][1][(W - 1):(W / 2)], iota_data[1][4][1][((W / 2) - 1):0]}) : ({iota_data[1][4][1][(W - 1):(W / 2)], state_in[1][4][1][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 289
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[1][4][2][(W - 1):(W / 2)], iota_data[1][4][2][((W / 2) - 1):0]}) : ({iota_data[1][4][2][(W - 1):(W / 2)], state_in[1][4][2][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 289
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[1][4][3][(W - 1):(W / 2)], iota_data[1][4][3][((W / 2) - 1):0]}) : ({iota_data[1][4][3][(W - 1):(W / 2)], state_in[1][4][3][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 289
EXPRESSION
Number Term
1 dom_out_low_i ? ({state_in[1][4][4][(W - 1):(W / 2)], iota_data[1][4][4][((W / 2) - 1):0]}) : ({iota_data[1][4][4][(W - 1):(W / 2)], state_in[1][4][4][((W / 2) - 1):0]}))
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 389
EXPRESSION (in == 0)
----1----
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Covered | T1,T2,T3 |
LINE 415
EXPRESSION ((z == 0) ? ((W - 1)) : ((z - 1)))
----1---
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Not Covered | |
LINE 415
SUB-EXPRESSION (z == 0)
----1---
| -1- | Status | Tests |
|---|
| 0 | Covered | T1,T2,T3 |
| 1 | Not Covered | |
LINE 416
EXPRESSION (c[ThetaIndexX1[x]][z] ^ c[ThetaIndexX2[x]][index_z])
----------1---------- -------------2-------------
| -1- | -2- | Status | Tests |
|---|
| 0 | 0 | Covered | T1,T2,T3 |
| 0 | 1 | Covered | T1,T2,T3 |
| 1 | 0 | Covered | T1,T2,T3 |
| 1 | 1 | Covered | T1,T2,T3 |
Branch Coverage for Module :
keccak_2share
| Line No. | Total | Covered | Percent |
| Branches |
|
157 |
155 |
98.73 |
| TERNARY |
221 |
2 |
2 |
100.00 |
| TERNARY |
222 |
2 |
2 |
100.00 |
| TERNARY |
223 |
2 |
2 |
100.00 |
| TERNARY |
224 |
2 |
2 |
100.00 |
| TERNARY |
231 |
2 |
2 |
100.00 |
| TERNARY |
221 |
2 |
2 |
100.00 |
| TERNARY |
222 |
2 |
2 |
100.00 |
| TERNARY |
223 |
2 |
2 |
100.00 |
| TERNARY |
224 |
2 |
2 |
100.00 |
| TERNARY |
231 |
2 |
2 |
100.00 |
| TERNARY |
221 |
2 |
2 |
100.00 |
| TERNARY |
222 |
2 |
2 |
100.00 |
| TERNARY |
223 |
2 |
2 |
100.00 |
| TERNARY |
224 |
2 |
2 |
100.00 |
| TERNARY |
231 |
2 |
2 |
100.00 |
| TERNARY |
221 |
2 |
2 |
100.00 |
| TERNARY |
222 |
2 |
2 |
100.00 |
| TERNARY |
223 |
2 |
2 |
100.00 |
| TERNARY |
224 |
2 |
2 |
100.00 |
| TERNARY |
231 |
2 |
2 |
100.00 |
| TERNARY |
221 |
2 |
2 |
100.00 |
| TERNARY |
222 |
2 |
2 |
100.00 |
| TERNARY |
223 |
2 |
2 |
100.00 |
| TERNARY |
224 |
2 |
2 |
100.00 |
| TERNARY |
231 |
2 |
2 |
100.00 |
| TERNARY |
286 |
2 |
2 |
100.00 |
| TERNARY |
289 |
2 |
2 |
100.00 |
| TERNARY |
286 |
2 |
2 |
100.00 |
| TERNARY |
289 |
2 |
2 |
100.00 |
| TERNARY |
286 |
2 |
2 |
100.00 |
| TERNARY |
289 |
2 |
2 |
100.00 |
| TERNARY |
286 |
2 |
2 |
100.00 |
| TERNARY |
289 |
2 |
2 |
100.00 |
| TERNARY |
286 |
2 |
2 |
100.00 |
| TERNARY |
289 |
2 |
2 |
100.00 |
| TERNARY |
286 |
2 |
2 |
100.00 |
| TERNARY |
289 |
2 |
2 |
100.00 |
| TERNARY |
286 |
2 |
2 |
100.00 |
| TERNARY |
289 |
2 |
2 |
100.00 |
| TERNARY |
286 |
2 |
2 |
100.00 |
| TERNARY |
289 |
2 |
2 |
100.00 |
| TERNARY |
286 |
2 |
2 |
100.00 |
| TERNARY |
289 |
2 |
2 |
100.00 |
| TERNARY |
286 |
2 |
2 |
100.00 |
| TERNARY |
289 |
2 |
2 |
100.00 |
| TERNARY |
286 |
2 |
2 |
100.00 |
| TERNARY |
289 |
2 |
2 |
100.00 |
| TERNARY |
286 |
2 |
2 |
100.00 |
| TERNARY |
289 |
2 |
2 |
100.00 |
| TERNARY |
286 |
2 |
2 |
100.00 |
| TERNARY |
289 |
2 |
2 |
100.00 |
| TERNARY |
286 |
2 |
2 |
100.00 |
| TERNARY |
289 |
2 |
2 |
100.00 |
| TERNARY |
286 |
2 |
2 |
100.00 |
| TERNARY |
289 |
2 |
2 |
100.00 |
| TERNARY |
286 |
2 |
2 |
100.00 |
| TERNARY |
289 |
2 |
2 |
100.00 |
| TERNARY |
286 |
2 |
2 |
100.00 |
| TERNARY |
289 |
2 |
2 |
100.00 |
| TERNARY |
286 |
2 |
2 |
100.00 |
| TERNARY |
289 |
2 |
2 |
100.00 |
| TERNARY |
286 |
2 |
2 |
100.00 |
| TERNARY |
289 |
2 |
2 |
100.00 |
| TERNARY |
286 |
2 |
2 |
100.00 |
| TERNARY |
289 |
2 |
2 |
100.00 |
| TERNARY |
286 |
2 |
2 |
100.00 |
| TERNARY |
289 |
2 |
2 |
100.00 |
| TERNARY |
286 |
2 |
2 |
100.00 |
| TERNARY |
289 |
2 |
2 |
100.00 |
| TERNARY |
286 |
2 |
2 |
100.00 |
| TERNARY |
289 |
2 |
2 |
100.00 |
| TERNARY |
286 |
2 |
2 |
100.00 |
| TERNARY |
289 |
2 |
2 |
100.00 |
| TERNARY |
286 |
2 |
2 |
100.00 |
| TERNARY |
289 |
2 |
2 |
100.00 |
| CASE |
107 |
3 |
2 |
66.67 |
| IF |
389 |
2 |
2 |
100.00 |
| TERNARY |
415 |
2 |
1 |
50.00 |
221 assign a0 = dom_in_low_i ? a0_l : a0_h;
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
222 assign a1 = dom_in_low_i ? a1_l : a1_h;
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
223 assign b0 = dom_in_low_i ? b0_l : b0_h;
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
224 assign b1 = dom_in_low_i ? b1_l : b1_h;
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
231 assign in_prd[x] = dom_in_rand_ext_i ? rand_i[x * WSheetHalf +: WSheetHalf] :
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
221 assign a0 = dom_in_low_i ? a0_l : a0_h;
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
222 assign a1 = dom_in_low_i ? a1_l : a1_h;
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
223 assign b0 = dom_in_low_i ? b0_l : b0_h;
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
224 assign b1 = dom_in_low_i ? b1_l : b1_h;
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
231 assign in_prd[x] = dom_in_rand_ext_i ? rand_i[x * WSheetHalf +: WSheetHalf] :
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
221 assign a0 = dom_in_low_i ? a0_l : a0_h;
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
222 assign a1 = dom_in_low_i ? a1_l : a1_h;
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
223 assign b0 = dom_in_low_i ? b0_l : b0_h;
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
224 assign b1 = dom_in_low_i ? b1_l : b1_h;
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
231 assign in_prd[x] = dom_in_rand_ext_i ? rand_i[x * WSheetHalf +: WSheetHalf] :
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
221 assign a0 = dom_in_low_i ? a0_l : a0_h;
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
222 assign a1 = dom_in_low_i ? a1_l : a1_h;
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
223 assign b0 = dom_in_low_i ? b0_l : b0_h;
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
224 assign b1 = dom_in_low_i ? b1_l : b1_h;
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
231 assign in_prd[x] = dom_in_rand_ext_i ? rand_i[x * WSheetHalf +: WSheetHalf] :
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
221 assign a0 = dom_in_low_i ? a0_l : a0_h;
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
222 assign a1 = dom_in_low_i ? a1_l : a1_h;
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
223 assign b0 = dom_in_low_i ? b0_l : b0_h;
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
224 assign b1 = dom_in_low_i ? b1_l : b1_h;
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
231 assign in_prd[x] = dom_in_rand_ext_i ? rand_i[x * WSheetHalf +: WSheetHalf] :
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
286 assign phase2_out[0][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
289 assign phase2_out[1][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
286 assign phase2_out[0][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
289 assign phase2_out[1][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
286 assign phase2_out[0][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
289 assign phase2_out[1][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
286 assign phase2_out[0][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
289 assign phase2_out[1][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
286 assign phase2_out[0][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
289 assign phase2_out[1][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
286 assign phase2_out[0][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
289 assign phase2_out[1][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
286 assign phase2_out[0][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
289 assign phase2_out[1][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
286 assign phase2_out[0][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
289 assign phase2_out[1][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
286 assign phase2_out[0][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
289 assign phase2_out[1][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
286 assign phase2_out[0][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
289 assign phase2_out[1][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
286 assign phase2_out[0][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
289 assign phase2_out[1][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
286 assign phase2_out[0][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
289 assign phase2_out[1][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
286 assign phase2_out[0][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
289 assign phase2_out[1][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
286 assign phase2_out[0][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
289 assign phase2_out[1][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
286 assign phase2_out[0][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
289 assign phase2_out[1][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
286 assign phase2_out[0][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
289 assign phase2_out[1][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
286 assign phase2_out[0][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
289 assign phase2_out[1][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
286 assign phase2_out[0][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
289 assign phase2_out[1][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
286 assign phase2_out[0][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
289 assign phase2_out[1][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
286 assign phase2_out[0][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
289 assign phase2_out[1][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
286 assign phase2_out[0][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
289 assign phase2_out[1][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
286 assign phase2_out[0][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
289 assign phase2_out[1][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
286 assign phase2_out[0][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
289 assign phase2_out[1][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
286 assign phase2_out[0][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
289 assign phase2_out[1][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
286 assign phase2_out[0][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
289 assign phase2_out[1][x][y] = dom_out_low_i ?
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
107 unique case (phase_sel_i)
-1-
108 MuBi4False: state_out = phase1_out;
==>
109 MuBi4True: state_out = phase2_out;
==>
110 default: state_out = phase1_out;
==>
Branches:
| -1- | Status | Tests |
| MuBi4False |
Covered |
T1,T2,T3 |
| MuBi4True |
Covered |
T1,T2,T3 |
| default |
Not Covered |
|
389 if (in == 0) begin
-1-
390 out = num - 1;
==>
391 end else begin
392 out = in - 1;
==>
Branches:
| -1- | Status | Tests |
| 1 |
Covered |
T1,T2,T3 |
| 0 |
Covered |
T1,T2,T3 |
415 index_z = (z == 0) ? W-1 : z-1; // (z+1)%W
-1-
==>
==>
Branches:
| -1- | Status | Tests |
| 1 |
Not Covered |
|
| 0 |
Covered |
T1,T2,T3 |
Assert Coverage for Module :
keccak_2share
Assertion Details
ValidL_A
| Name | Attempts | Real Successes | Failures | Incomplete |
| Total |
666 |
666 |
0 |
0 |
| T1 |
1 |
1 |
0 |
0 |
| T2 |
1 |
1 |
0 |
0 |
| T3 |
1 |
1 |
0 |
0 |
| T7 |
1 |
1 |
0 |
0 |
| T10 |
1 |
1 |
0 |
0 |
| T29 |
1 |
1 |
0 |
0 |
| T30 |
1 |
1 |
0 |
0 |
| T41 |
1 |
1 |
0 |
0 |
| T42 |
1 |
1 |
0 |
0 |
| T43 |
1 |
1 |
0 |
0 |
ValidRound_A
| Name | Attempts | Real Successes | Failures | Incomplete |
| Total |
666 |
666 |
0 |
0 |
| T1 |
1 |
1 |
0 |
0 |
| T2 |
1 |
1 |
0 |
0 |
| T3 |
1 |
1 |
0 |
0 |
| T7 |
1 |
1 |
0 |
0 |
| T10 |
1 |
1 |
0 |
0 |
| T29 |
1 |
1 |
0 |
0 |
| T30 |
1 |
1 |
0 |
0 |
| T41 |
1 |
1 |
0 |
0 |
| T42 |
1 |
1 |
0 |
0 |
| T43 |
1 |
1 |
0 |
0 |
ValidW_A
| Name | Attempts | Real Successes | Failures | Incomplete |
| Total |
666 |
666 |
0 |
0 |
| T1 |
1 |
1 |
0 |
0 |
| T2 |
1 |
1 |
0 |
0 |
| T3 |
1 |
1 |
0 |
0 |
| T7 |
1 |
1 |
0 |
0 |
| T10 |
1 |
1 |
0 |
0 |
| T29 |
1 |
1 |
0 |
0 |
| T30 |
1 |
1 |
0 |
0 |
| T41 |
1 |
1 |
0 |
0 |
| T42 |
1 |
1 |
0 |
0 |
| T43 |
1 |
1 |
0 |
0 |
ValidWidth_A
| Name | Attempts | Real Successes | Failures | Incomplete |
| Total |
666 |
666 |
0 |
0 |
| T1 |
1 |
1 |
0 |
0 |
| T2 |
1 |
1 |
0 |
0 |
| T3 |
1 |
1 |
0 |
0 |
| T7 |
1 |
1 |
0 |
0 |
| T10 |
1 |
1 |
0 |
0 |
| T29 |
1 |
1 |
0 |
0 |
| T30 |
1 |
1 |
0 |
0 |
| T41 |
1 |
1 |
0 |
0 |
| T42 |
1 |
1 |
0 |
0 |
| T43 |
1 |
1 |
0 |
0 |
gen_selperiod_chk.SelStayTwoCycleIfTrue_A
| Name | Attempts | Real Successes | Failures | Incomplete |
| Total |
617143802 |
19598640 |
0 |
0 |
| T1 |
173403 |
4296 |
0 |
0 |
| T2 |
91647 |
1776 |
0 |
0 |
| T3 |
8020 |
264 |
0 |
0 |
| T4 |
0 |
3504 |
0 |
0 |
| T7 |
162918 |
1440 |
0 |
0 |
| T10 |
4223 |
0 |
0 |
0 |
| T29 |
244494 |
7656 |
0 |
0 |
| T30 |
3874 |
264 |
0 |
0 |
| T41 |
688223 |
3504 |
0 |
0 |
| T42 |
1016 |
0 |
0 |
0 |
| T43 |
1452 |
0 |
0 |
0 |
| T45 |
0 |
2544 |
0 |
0 |
| T46 |
0 |
264 |
0 |
0 |