Unified Coverage Report :: Group :: cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=2}

Group : cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=2}

SCORE	WEIGHT	GOAL	AT LEAST	AUTO BIN MAX	PRINT MISSING
100.00	1	100	1	64	64

Source File(s) :
/workspaces/repo/scratch/os_regression_2024_08_28/kmac_masked-sim-vcs/default/sim-vcs/../src/lowrisc_dv_cip_lib_0/cip_base_env_cov.sv

---

Summary for Group cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=2}

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Variables	7	0	7	100.00
Crosses	12	0	12	100.00

Variables for Group cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=2}

VARIABLE	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	AUTO BIN MAX	COMMENT
cp_intr_pin	3	0	3	100.00	100	1	1	0
cp_intr_pin_value	4	0	4	100.00	100	1	1	0

Crosses for Group cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=2}

CROSS	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	PRINT MISSING	COMMENT
cp_intr_pins_all_values	12	0	12	100.00	100	1	1	0

Summary for Variable cp_intr_pin

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	3	0	3	100.00

User Defined Bins for cp_intr_pin

Bins

NAME	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
all_pins[0]	17235176	1			T1	87		T2	117		T11	767
all_pins[1]	17235176	1			T1	87		T2	117		T11	767
all_pins[2]	17235176	1			T1	87		T2	117		T11	767

---

Summary for Variable cp_intr_pin_value

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	4	0	4	100.00

User Defined Bins for cp_intr_pin_value

Bins

NAME	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
values[0x0]	51329380	1			T1	260		T2	348		T11	2193
values[0x1]	376148	1			T1	1		T2	3		T11	108
transitions[0x0=>0x1]	374210	1			T1	1		T2	3		T11	108
transitions[0x1=>0x0]	374228	1			T1	1		T2	3		T11	108

---

Summary for Cross cp_intr_pins_all_values

Samples crossed: cp_intr_pin cp_intr_pin_value

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT	MISSING
Automatically Generated Cross Bins	12	0	12	100.00

Automatically Generated Cross Bins for cp_intr_pins_all_values

Bins

cp_intr_pin	cp_intr_pin_value	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
all_pins[0]	values[0x0]	17163994	1			T1	86		T2	114		T11	659
all_pins[0]	values[0x1]	71182	1			T1	1		T2	3		T11	108
all_pins[0]	transitions[0x0=>0x1]	71174	1			T1	1		T2	3		T11	108
all_pins[0]	transitions[0x1=>0x0]	5273	1			T92	1		T13	1		T23	18
all_pins[1]	values[0x0]	17229895	1			T1	87		T2	117		T11	767
all_pins[1]	values[0x1]	5281	1			T92	1		T13	1		T23	18
all_pins[1]	transitions[0x0=>0x1]	5106	1			T92	1		T13	1		T23	18
all_pins[1]	transitions[0x1=>0x0]	299510	1			T28	480		T25	94		T18	340
all_pins[2]	values[0x0]	16935491	1			T1	87		T2	117		T11	767
all_pins[2]	values[0x1]	299685	1			T28	480		T25	94		T18	340
all_pins[2]	transitions[0x0=>0x1]	297930	1			T28	480		T25	94		T18	340
all_pins[2]	transitions[0x1=>0x0]	69445	1			T1	1		T2	3		T11	108