Summary for Variable share
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for share
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
6370067 |
1 |
|
|
T1 |
24 |
|
T2 |
48 |
|
T11 |
2204 |
auto[1] |
6369978 |
1 |
|
|
T1 |
24 |
|
T2 |
48 |
|
T11 |
2204 |
Summary for Variable state_read_mask
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
User Defined Bins |
4 |
0 |
4 |
100.00 |
User Defined Bins for state_read_mask
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
word_access |
12675310 |
1 |
|
|
T1 |
48 |
|
T2 |
96 |
|
T11 |
4326 |
triple_byte_access |
21944 |
1 |
|
|
T11 |
26 |
|
T31 |
8 |
|
T94 |
26 |
halfword_access |
21482 |
1 |
|
|
T11 |
24 |
|
T31 |
4 |
|
T94 |
24 |
byte_access |
21309 |
1 |
|
|
T11 |
32 |
|
T31 |
6 |
|
T94 |
28 |
Summary for Cross state_mask_share_cross
Samples crossed: share state_read_mask
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
8 |
0 |
8 |
100.00 |
|
Automatically Generated Cross Bins for state_mask_share_cross
Bins
share | state_read_mask | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
word_access |
6337699 |
1 |
|
|
T1 |
24 |
|
T2 |
48 |
|
T11 |
2163 |
auto[0] |
triple_byte_access |
10972 |
1 |
|
|
T11 |
13 |
|
T31 |
4 |
|
T94 |
13 |
auto[0] |
halfword_access |
10741 |
1 |
|
|
T11 |
12 |
|
T31 |
2 |
|
T94 |
12 |
auto[0] |
byte_access |
10655 |
1 |
|
|
T11 |
16 |
|
T31 |
3 |
|
T94 |
14 |
auto[1] |
word_access |
6337611 |
1 |
|
|
T1 |
24 |
|
T2 |
48 |
|
T11 |
2163 |
auto[1] |
triple_byte_access |
10972 |
1 |
|
|
T11 |
13 |
|
T31 |
4 |
|
T94 |
13 |
auto[1] |
halfword_access |
10741 |
1 |
|
|
T11 |
12 |
|
T31 |
2 |
|
T94 |
12 |
auto[1] |
byte_access |
10654 |
1 |
|
|
T11 |
16 |
|
T31 |
3 |
|
T94 |
14 |