Group : kmac_env_pkg::kmac_env_cov::error_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : kmac_env_pkg::kmac_env_cov::error_cg
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
0.00 1 100 1 64 64


Source File(s) :
/workspace/cover_reg_top/sim-vcs/../src/lowrisc_dv_kmac_env_0.1/kmac_env_cov.sv



Summary for Group kmac_env_pkg::kmac_env_cov::error_cg

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 21 21 0 0.00
Crosses 8 8 0 0.00


Variables for Group kmac_env_pkg::kmac_env_cov::error_cg
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cmd 4 4 0 0.00 100 1 1 0
kmac_err_code 9 9 0 0.00 100 1 1 0
mode 3 3 0 0.00 100 1 1 0
strength 5 5 0 0.00 100 1 1 0


Crosses for Group kmac_env_pkg::kmac_env_cov::error_cg
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
all_invalid_cmd_in_app_active 1 1 0 0.00 100 1 1 0
all_invalid_mode_strength_cfgs 7 7 0 0.00 100 1 1 0


Summary for Variable cmd

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 4 4 0 0.00


Automatically Generated Bins for cmd

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
auto[CmdStart] 0 1 1
auto[CmdProcess] 0 1 1
auto[CmdManualRun] 0 1 1
auto[CmdDone] 0 1 1


Excluded/Illegal bins
NAMECOUNTSTATUS
auto[CmdNone] 0 Excluded
ignore 0 Excluded



Summary for Variable kmac_err_code

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 9 9 0 0.00


Automatically Generated Bins for kmac_err_code

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
auto[ErrKeyNotValid] 0 1 1
auto[ErrSwPushedMsgFifo] 0 1 1
auto[ErrSwIssuedCmdInAppActive] 0 1 1
auto[ErrUnexpectedModeStrength] 0 1 1
auto[ErrIncorrectFunctionName] 0 1 1
auto[ErrSwCmdSequence] 0 1 1
auto[ErrFatalError] 0 1 1
auto[ErrPackerIntegrity] 0 1 1
auto[ErrMsgFifoIntegrity] 0 1 1


Excluded/Illegal bins
NAMECOUNTSTATUS
auto[ErrNone] 0 Excluded
auto[ErrWaitTimerExpired] 0 Illegal
auto[ErrIncorrectEntropyMode] 0 Illegal
auto[ErrSwHashingWithoutEntropyReady] 0 Illegal
auto[ErrShadowRegUpdate] 0 Illegal
il 0 Illegal
ignore 0 Excluded



Summary for Variable mode

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 3 3 0 0.00


Automatically Generated Bins for mode

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
auto[Sha3] 0 1 1
auto[Shake] 0 1 1
auto[CShake] 0 1 1



Summary for Variable strength

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 5 5 0 0.00


Automatically Generated Bins for strength

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
auto[L128] 0 1 1
auto[L224] 0 1 1
auto[L256] 0 1 1
auto[L384] 0 1 1
auto[L512] 0 1 1



Summary for Cross all_invalid_cmd_in_app_active

Samples crossed: kmac_err_code cmd
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
User Defined Cross Bins 1 1 0 0.00


User Defined Cross Bins for all_invalid_cmd_in_app_active

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
invalid_cmds 0 1 1


Excluded/Illegal bins
NAMECOUNTSTATUS
ignore 0 Excluded



Summary for Cross all_invalid_mode_strength_cfgs

Samples crossed: kmac_err_code mode strength
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
User Defined Cross Bins 7 7 0 0.00


User Defined Cross Bins for all_invalid_mode_strength_cfgs

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
sha3_128_cfgs 0 1 1
shake_224_invalid_cfg 0 1 1
shake_384_invalid_cfg 0 1 1
shake_512_invalid_cfg 0 1 1
cshake_224_invalid_cfg 0 1 1
cshake_384_invalid_cfg 0 1 1
cshake_512_invalid_cfg 0 1 1


Excluded/Illegal bins
NAMECOUNTSTATUS
ignore 0 Excluded

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%