Unified Coverage Report :: Group :: cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=2}

Group : cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=2}

SCORE	WEIGHT	GOAL	AT LEAST	AUTO BIN MAX	PRINT MISSING
100.00	1	100	1	64	64

Source File(s) :
/workspace/cover_reg_top/sim-vcs/../src/lowrisc_dv_cip_lib_0/cip_base_env_cov.sv

---

Summary for Group cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=2}

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Variables	7	0	7	100.00
Crosses	12	0	12	100.00

Variables for Group cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=2}

VARIABLE	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	AUTO BIN MAX	COMMENT
cp_intr_pin	3	0	3	100.00	100	1	1	0
cp_intr_pin_value	4	0	4	100.00	100	1	1	0

Crosses for Group cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=2}

CROSS	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	PRINT MISSING	COMMENT
cp_intr_pins_all_values	12	0	12	100.00	100	1	1	0

Summary for Variable cp_intr_pin

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	3	0	3	100.00

User Defined Bins for cp_intr_pin

Bins

NAME	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
all_pins[0]	347	1			T1	8		T8	5		T7	1
all_pins[1]	347	1			T1	8		T8	5		T7	1
all_pins[2]	347	1			T1	8		T8	5		T7	1

---

Summary for Variable cp_intr_pin_value

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	4	0	4	100.00

User Defined Bins for cp_intr_pin_value

Bins

NAME	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
values[0x0]	826	1			T1	20		T8	12		T7	3
values[0x1]	215	1			T1	4		T8	3		T9	14
transitions[0x0=>0x1]	143	1			T1	2		T8	3		T9	4
transitions[0x1=>0x0]	152	1			T1	2		T8	3		T9	4

---

Summary for Cross cp_intr_pins_all_values

Samples crossed: cp_intr_pin cp_intr_pin_value

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT	MISSING
Automatically Generated Cross Bins	12	0	12	100.00

Automatically Generated Cross Bins for cp_intr_pins_all_values

Bins

cp_intr_pin	cp_intr_pin_value	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
all_pins[0]	values[0x0]	269	1			T1	8		T8	4		T7	1
all_pins[0]	values[0x1]	78	1			T8	1		T9	5		T10	1
all_pins[0]	transitions[0x0=>0x1]	50	1			T8	1		T10	1		T77	3
all_pins[0]	transitions[0x1=>0x0]	50	1			T1	2		T8	2		T9	1
all_pins[1]	values[0x0]	269	1			T1	6		T8	3		T7	1
all_pins[1]	values[0x1]	78	1			T1	2		T8	2		T9	6
all_pins[1]	transitions[0x0=>0x1]	57	1			T8	2		T9	3		T10	3
all_pins[1]	transitions[0x1=>0x0]	38	1			T10	1		T77	1		T81	3
all_pins[2]	values[0x0]	288	1			T1	6		T8	5		T7	1
all_pins[2]	values[0x1]	59	1			T1	2		T9	3		T10	1
all_pins[2]	transitions[0x0=>0x1]	36	1			T1	2		T9	1		T10	1
all_pins[2]	transitions[0x1=>0x0]	64	1			T8	1		T9	3		T10	1