Unified Coverage Report :: Module :: kmac_staterd

Module : kmac_staterd

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
90.00	100.00	70.00			100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_ip_kmac_0.1/rtl/kmac_staterd.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.u_staterd	90.00	100.00	70.00			100.00

---

Module Instance : tb.dut.u_staterd

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
90.00	100.00	70.00			100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
89.93	89.80	81.39			88.54	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
97.24	96.27	93.33	100.00	100.00	93.85	100.00	dut

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
gen_slicer[0].u_state_slice	100.00	100.00					100.00
u_tlul_adapter	89.72	89.30	81.82			87.78	100.00

---

Since this is the module's only instance, the coverage report is the same as for the module.

Line Coverage for Module : kmac_staterd

	Line No.	Total	Covered	Percent
TOTAL		10	10	100.00
ALWAYS	83	4	4	100.00
CONT_ASSIGN	91	1	1	100.00
ALWAYS	97	3	3	100.00
CONT_ASSIGN	117	1	1	100.00
CONT_ASSIGN	119	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_ip_kmac_0.1/rtl/kmac_staterd.sv' or '../src/lowrisc_ip_kmac_0.1/rtl/kmac_staterd.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
83	1	1
84	1	1
85	1	1
86	1	1
			MISSING_ELSE
91	1	1
97	2	2
98	1	1
117	1	1
119	1	1

---

Cond Coverage for Module : kmac_staterd

	Total	Covered	Percent
Conditions	10	7	70.00
Logical	10	7	70.00
Non-Logical	0	0
Event	0	0

 LINE       85
 EXPRESSION (tlram_req & ((~tlram_we)))
             ----1----   ------2------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Covered	T1,T2,T3

 LINE       91
 EXPRESSION (tlram_req & ((~tlram_we)))
             ----1----   ------2------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Covered	T1,T2,T3

 LINE       98
 EXPRESSION (tlram_req & ((!tlram_we)))
             ----1----   ------2------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Not Covered
1	1	Covered	T1,T2,T3

 LINE       119
 EXPRESSION ((int'(addr_sel) < Share) ? muxed_state[addr_sel] : 0)
             ------------1-----------

-1-	Status	Tests
0	Unreachable	T1,T2,T3
1	Covered	T1,T2,T3

---

Branch Coverage for Module : kmac_staterd

	Line No.	Total	Covered	Percent
Branches		6	6	100.00
TERNARY	119	1	1	100.00
IF	83	3	3	100.00
IF	97	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_ip_kmac_0.1/rtl/kmac_staterd.sv' or '../src/lowrisc_ip_kmac_0.1/rtl/kmac_staterd.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	119	((int'(addr_sel) < Share)) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Unreachable	T1,T2,T3

	LineNo.	Expression
-1-:	83	if ((!rst_ni))
-2-:	85	if ((tlram_req & (~tlram_we)))

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T1,T2,T3
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	97	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3