Group : cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}
dashboard | hierarchy | modlist | groups | tests | asserts

Group : cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
92.59 1 100 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_cip_lib_0/cip_base_env_cov.sv


Summary for Group cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 9 0 9 100.00
Crosses 18 2 16 88.89


Variables for Group cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
cp_intr 3 0 3 100.00 100 1 1 0
cp_intr_en 2 0 2 100.00 100 1 1 2
cp_intr_state 2 0 2 100.00 100 1 1 2
cp_intr_test 2 0 2 100.00 100 1 1 2


Crosses for Group cip_base_pkg::intr_test_cg::SHAPE{(num_interrupts - 1)=2}
CROSSEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTPRINT MISSINGCOMMENT
intr_test_cg_cc 18 2 16 88.89 100 1 1 0


Summary for Variable cp_intr

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 3 0 3 100.00


User Defined Bins for cp_intr

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] 296 1 T106 4 T107 7 T108 4
all_values[1] 296 1 T106 4 T107 7 T108 4
all_values[2] 296 1 T106 4 T107 7 T108 4


Summary for Variable cp_intr_en

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_en

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 509 1 T106 11 T107 13 T108 7
auto[1] 379 1 T106 1 T107 8 T108 5


Summary for Variable cp_intr_state

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_state

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 383 1 T106 3 T107 7 T108 9
auto[1] 505 1 T106 9 T107 14 T108 3


Summary for Variable cp_intr_test

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Automatically Generated Bins 2 0 2 100.00


Automatically Generated Bins for cp_intr_test

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
auto[0] 507 1 T106 6 T107 13 T108 10
auto[1] 381 1 T106 6 T107 8 T108 2


Summary for Cross intr_test_cg_cc

Samples crossed: cp_intr cp_intr_test cp_intr_en cp_intr_state
CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENTMISSING
TOTAL 18 2 16 88.89 2
Automatically Generated Cross Bins 18 2 16 88.89 2
User Defined Cross Bins 0 0 0


Automatically Generated Cross Bins for intr_test_cg_cc

Element holes
cp_intrcp_intr_testcp_intr_encp_intr_stateCOUNTAT LEASTNUMBERSTATUS
[all_values[1]] [auto[0]] * [auto[1]] -- -- 2


Covered bins
cp_intrcp_intr_testcp_intr_encp_intr_stateCOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
all_values[0] auto[0] auto[0] auto[0] 78 1 T107 1 T108 1 T136 1
all_values[0] auto[0] auto[0] auto[1] 33 1 T106 1 T107 2 T108 1
all_values[0] auto[0] auto[1] auto[0] 39 1 T108 1 T137 1 T145 1
all_values[0] auto[0] auto[1] auto[1] 27 1 T106 1 T107 2 T136 1
all_values[0] auto[1] auto[0] auto[1] 71 1 T106 2 T107 1 T108 1
all_values[0] auto[1] auto[1] auto[1] 48 1 T107 1 T136 1 T146 3
all_values[1] auto[0] auto[0] auto[0] 96 1 T106 2 T107 2 T108 2
all_values[1] auto[0] auto[1] auto[0] 77 1 T107 1 T108 1 T136 2
all_values[1] auto[1] auto[0] auto[1] 61 1 T106 2 T107 2 T108 1
all_values[1] auto[1] auto[1] auto[1] 62 1 T107 2 T136 1 T146 1
all_values[2] auto[0] auto[0] auto[0] 53 1 T106 1 T107 2 T108 1
all_values[2] auto[0] auto[0] auto[1] 34 1 T106 1 T107 1 T136 1
all_values[2] auto[0] auto[1] auto[0] 40 1 T107 1 T108 3 T136 2
all_values[2] auto[0] auto[1] auto[1] 30 1 T107 1 T146 1 T147 1
all_values[2] auto[1] auto[0] auto[1] 83 1 T106 2 T107 2 T136 1
all_values[2] auto[1] auto[1] auto[1] 56 1 T137 1 T146 1 T145 2


User Defined Cross Bins for intr_test_cg_cc

Excluded/Illegal bins
NAMECOUNTSTATUS
test_1_state_0 0 Illegal

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%