Group : kmac_env_pkg::app_cg_wrap::app_cfg_reg_cg
dashboard | hierarchy | modlist | groups | tests | asserts

Group : kmac_env_pkg::app_cg_wrap::app_cfg_reg_cg
SCOREINSTANCESWEIGHTGOALAT LEASTPER INSTANCEAUTO BIN MAXPRINT MISSING
100.00 100.00 1 100 1 1 64 64


Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_kmac_env_0.1/kmac_env_cov.sv

3 Instances:
NAMESCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
AppKeymgr_cg_(1) 100.00 1 100 1 64 64
AppLc_cg_(1) 100.00 1 100 1 64 64
AppRom_cg_(1) 100.00 1 100 1 64 64




Group Instance : AppKeymgr_cg_(1)
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64




Summary for Group Instance AppKeymgr_cg_(1)

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 3 0 3 100.00


Variables for Group Instance AppKeymgr_cg_(1)
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
sw_configured_hash_mode 3 0 3 100.00 100 1 1 0



Group Instance : AppLc_cg_(1)
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64




Summary for Group Instance AppLc_cg_(1)

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 3 0 3 100.00


Variables for Group Instance AppLc_cg_(1)
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
sw_configured_hash_mode 3 0 3 100.00 100 1 1 0



Group Instance : AppRom_cg_(1)
SCOREWEIGHTGOALAT LEASTAUTO BIN MAXPRINT MISSING
100.00 1 100 1 64 64




Summary for Group Instance AppRom_cg_(1)

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
Variables 3 0 3 100.00


Variables for Group Instance AppRom_cg_(1)
VARIABLEEXPECTEDUNCOVEREDCOVEREDPERCENTGOALWEIGHTAT LEASTAUTO BIN MAXCOMMENT
sw_configured_hash_mode 3 0 3 100.00 100 1 1 0


Summary for Variable sw_configured_hash_mode

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 3 0 3 100.00


User Defined Bins for sw_configured_hash_mode

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
cshake 1042 1 T18 2 T19 11 T27 4
shake 1062 1 T18 2 T19 6 T27 6
sha3 1055 1 T18 3 T19 3 T27 6


Summary for Variable sw_configured_hash_mode

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 3 0 3 100.00


User Defined Bins for sw_configured_hash_mode

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
cshake 553 1 T17 1 T18 2 T19 3
shake 552 1 T18 1 T19 4 T27 2
sha3 589 1 T18 4 T27 4 T48 1


Summary for Variable sw_configured_hash_mode

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 3 0 3 100.00


User Defined Bins for sw_configured_hash_mode

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
cshake 525 1 T19 3 T27 3 T47 1
shake 522 1 T17 1 T19 1 T27 5
sha3 567 1 T18 1 T19 3 T27 2

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%