Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Module : sha3pad_assert_if
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_kmac_cov_0/sha3pad_assert_if.sv

Module self-instances :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb.dut.sha3pad_assert_cov_if 100.00 100.00



Module Instance : tb.dut.sha3pad_assert_cov_if

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
97.24 96.27 93.33 100.00 100.00 93.85 100.00 dut


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children


Since this is the module's only instance, the coverage report is the same as for the module.
Assert Coverage for Module : sha3pad_assert_if
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 2 2 100.00 2 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 2 2 100.00 2 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
ProcessToRun_A 2147483647 349123 0 0
RunThenComplete_M 2147483647 3119532 0 0


ProcessToRun_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 2147483647 349123 0 0
T1 71403 7 0 0
T2 21129 9 0 0
T3 664986 53 0 0
T12 6380 9 0 0
T13 484557 105 0 0
T14 25306 9 0 0
T15 50071 8 0 0
T16 59007 7 0 0
T17 484191 246 0 0
T18 939081 374 0 0

RunThenComplete_M
NameAttemptsReal SuccessesFailuresIncomplete
Total 2147483647 3119532 0 0
T1 71403 33 0 0
T2 21129 31 0 0
T3 664986 1901 0 0
T12 6380 31 0 0
T13 484557 3990 0 0
T14 25306 31 0 0
T15 50071 50 0 0
T16 59007 21 0 0
T17 484191 5427 0 0
T18 939081 5526 0 0

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%