Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Module : sha3
SCORELINECONDTOGGLEFSMBRANCHASSERT
92.32 97.56 88.89 81.82 93.33 100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_ip_sha3_0.1/rtl/sha3.sv

Module self-instances :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb.dut.u_sha3 95.96 97.56 88.89 100.00 93.33 100.00



Module Instance : tb.dut.u_sha3

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
95.96 97.56 88.89 100.00 93.33 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
92.62 91.91 88.51 100.00 83.33 92.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
97.24 96.27 93.33 100.00 100.00 93.85 100.00 dut


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
u_keccak 81.47 81.77 88.24 100.00 40.00 78.79 100.00
u_pad 97.26 99.42 88.37 100.00 100.00 95.79 100.00
u_state_regs 100.00 100.00 100.00 100.00

Line Coverage for Module : sha3
Line No.TotalCoveredPercent
TOTAL828097.56
CONT_ASSIGN13811100.00
CONT_ASSIGN14411100.00
CONT_ASSIGN14811100.00
CONT_ASSIGN17211100.00
CONT_ASSIGN17311100.00
CONT_ASSIGN17811100.00
CONT_ASSIGN17911100.00
ALWAYS18455100.00
ALWAYS19833100.00
CONT_ASSIGN20311100.00
ALWAYS20766100.00
CONT_ASSIGN21411100.00
CONT_ASSIGN21711100.00
CONT_ASSIGN21811100.00
CONT_ASSIGN22011100.00
ALWAYS22733100.00
ALWAYS2373838100.00
ALWAYS33233100.00
ALWAYS349121083.33
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_ip_sha3_0.1/rtl/sha3.sv' or '../src/lowrisc_ip_sha3_0.1/rtl/sha3.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
138 1 1
144 1 1
148 1 1
172 1 1
173 1 1
178 1 1
179 1 1
184 1 1
185 1 1
186 1 1
188 1 1
189 1 1
198 2 2
199 1 1
203 1 1
207 2 2
208 2 2
209 1 1
210 1 1
MISSING_ELSE
214 1 1
217 1 1
218 1 1
220 1 1
227 3 3
237 1 1
240 1 1
241 1 1
242 1 1
243 1 1
245 1 1
247 1 1
248 1 1
250 1 1
252 1 1
254 1 1
255 1 1
257 1 1
259 1 1
264 1 1
265 1 1
267 1 1
268 1 1
269 1 1
271 1 1
276 1 1
277 1 1
279 1 1
281 1 1
282 1 1
284 1 1
285 1 1
286 1 1
288 1 1
290 1 1
295 1 1
296 1 1
298 1 1
303 1 1
308 1 1
309 1 1
321 1 1
322 1 1
MISSING_ELSE
332 1 1
333 1 1
334 1 1
349 1 1
351 1 1
353 1 1
355 1 1
MISSING_ELSE
364 1 1
366 1 1
MISSING_ELSE
375 1 1
376 0 1
MISSING_ELSE
385 1 1
387 1 1
MISSING_ELSE
396 1 1
398 0 1
MISSING_ELSE


Cond Coverage for Module : sha3
TotalCoveredPercent
Conditions272488.89
Logical272488.89
Non-Logical00
Event00

 LINE       138
 EXPRESSION (round_count_error | msg_count_error)
             --------1--------   -------2-------
-1--2-StatusTests
00CoveredT1,T2,T3
01CoveredT10,T11,T12
10CoveredT10,T11,T12

 LINE       144
 EXPRESSION (sha3_state_error | keccak_round_state_error | sha3pad_state_error)
             --------1-------   ------------2-----------   ---------3---------
-1--2--3-StatusTests
000CoveredT1,T2,T3
001CoveredT10,T11,T12
010CoveredT10,T11,T12
100CoveredT10,T11,T12

 LINE       173
 EXPRESSION ((sha3pad_keccak_run || sw_keccak_run) ? 1'b1 : (keccak_complete ? 1'b0 : keccak_run_req_q))
             ------------------1------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       173
 SUB-EXPRESSION (sha3pad_keccak_run || sw_keccak_run)
                 ---------1--------    ------2------
-1--2-StatusTests
00CoveredT1,T2,T3
01CoveredT1,T2,T3
10CoveredT1,T2,T3

 LINE       173
 SUB-EXPRESSION (keccak_complete ? 1'b0 : keccak_run_req_q)
                 -------1-------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       178
 EXPRESSION (run_req_o & run_ack_i & ((~keccak_triggered_q)))
             ----1----   ----2----   -----------3-----------
-1--2--3-StatusTests
011CoveredT1,T2,T3
101Unreachable
110CoveredT1,T2,T3
111CoveredT1,T2,T3

 LINE       179
 EXPRESSION (keccak_run ? 1'b1 : (keccak_complete ? 1'b0 : keccak_triggered_q))
             -----1----
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       179
 SUB-EXPRESSION (keccak_complete ? 1'b0 : keccak_triggered_q)
                 -------1-------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       264
 EXPRESSION (process_i && ((!processing)))
             ----1----    -------2-------
-1--2-StatusTests
01CoveredT1,T2,T3
10Not Covered
11CoveredT1,T2,T3

 LINE       375
 EXPRESSION (start_i || process_i)
             ---1---    ----2----
-1--2-StatusTests
00CoveredT1,T2,T3
01Not Covered
10Not Covered

FSM Coverage for Module : sha3
Summary for FSM :: st
TotalCoveredPercent
States 6 6 100.00 (Not included in score)
Transitions 11 9 81.82
Sequences 0 0

State, Transition and Sequence Details for FSM :: st
statesLine No.CoveredTests
StAbsorb_sparse 255 Covered T1,T2,T3
StFlush_sparse 286 Covered T1,T2,T3
StIdle_sparse 259 Covered T1,T2,T3
StManualRun_sparse 282 Covered T1,T2,T3
StSqueeze_sparse 269 Covered T1,T2,T3
StTerminalError_sparse 308 Covered T4,T5,T6


transitionsLine No.CoveredTests
StAbsorb_sparse->StSqueeze_sparse 269 Covered T1,T2,T3
StAbsorb_sparse->StTerminalError_sparse 322 Covered T4,T5,T6
StFlush_sparse->StIdle_sparse 303 Covered T1,T2,T3
StFlush_sparse->StTerminalError_sparse 322 Not Covered
StIdle_sparse->StAbsorb_sparse 255 Covered T1,T2,T3
StIdle_sparse->StTerminalError_sparse 322 Covered T10,T11,T12
StManualRun_sparse->StSqueeze_sparse 296 Covered T1,T2,T3
StManualRun_sparse->StTerminalError_sparse 322 Not Covered
StSqueeze_sparse->StFlush_sparse 286 Covered T1,T2,T3
StSqueeze_sparse->StManualRun_sparse 282 Covered T1,T2,T3
StSqueeze_sparse->StTerminalError_sparse 322 Covered T52,T53



Branch Coverage for Module : sha3
Line No.TotalCoveredPercent
Branches 45 42 93.33
TERNARY 173 3 3 100.00
TERNARY 179 3 3 100.00
IF 184 2 2 100.00
IF 198 2 2 100.00
IF 207 4 4 100.00
IF 227 2 2 100.00
CASE 252 13 13 100.00
IF 321 2 2 100.00
CASE 332 3 2 66.67
CASE 351 11 9 81.82

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_ip_sha3_0.1/rtl/sha3.sv' or '../src/lowrisc_ip_sha3_0.1/rtl/sha3.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 173 ((sha3pad_keccak_run || sw_keccak_run)) ? -2-: 173 (keccak_complete) ?

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 179 (keccak_run) ? -2-: 179 (keccak_complete) ?

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 184 if ((!rst_ni))

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


LineNo. Expression -1-: 198 if ((!rst_ni))

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


LineNo. Expression -1-: 207 if ((!rst_ni)) -2-: 208 if (process_i) -3-: 209 if (prim_mubi_pkg::mubi4_test_true_strict(absorbed))

Branches:
-1--2--3-StatusTests
1 - - Covered T1,T2,T3
0 1 - Covered T1,T2,T3
0 0 1 Covered T1,T2,T3
0 0 0 Covered T1,T2,T3


LineNo. Expression -1-: 227 if ((!rst_ni))

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


LineNo. Expression -1-: 252 case (st) -2-: 254 if (start_i) -3-: 264 if ((process_i && (!processing))) -4-: 268 if (prim_mubi_pkg::mubi4_test_true_strict(absorbed)) -5-: 281 if (run_i) -6-: 285 if (prim_mubi_pkg::mubi4_test_true_strict(done_i)) -7-: 295 if (keccak_complete)

Branches:
-1--2--3--4--5--6--7-StatusTests
StIdle_sparse 1 - - - - - Covered T1,T2,T3
StIdle_sparse 0 - - - - - Covered T1,T2,T3
StAbsorb_sparse - 1 - - - - Covered T1,T2,T3
StAbsorb_sparse - 0 1 - - - Covered T1,T2,T3
StAbsorb_sparse - 0 0 - - - Covered T1,T2,T3
StSqueeze_sparse - - - 1 - - Covered T1,T2,T3
StSqueeze_sparse - - - 0 1 - Covered T1,T2,T3
StSqueeze_sparse - - - 0 0 - Covered T1,T2,T3
StManualRun_sparse - - - - - 1 Covered T1,T2,T3
StManualRun_sparse - - - - - 0 Covered T1,T2,T3
StFlush_sparse - - - - - - Covered T1,T2,T3
StTerminalError_sparse - - - - - - Covered T4,T5,T6
default - - - - - - Covered T10,T11,T12


LineNo. Expression -1-: 321 if (lc_ctrl_pkg::lc_tx_test_true_loose(lc_escalate_en_i))

Branches:
-1-StatusTests
1 Covered T4,T5,T6
0 Covered T1,T2,T3


LineNo. Expression -1-: 332 case (mux_sel)

Branches:
-1-StatusTests
MuxGuard Covered T1,T2,T3
MuxRelease Covered T1,T2,T3
default Not Covered


LineNo. Expression -1-: 351 case (st) -2-: 353 if (((process_i || run_i) || prim_mubi_pkg::mubi4_test_true_loose(done_i))) -3-: 364 if ((((start_i || run_i) || prim_mubi_pkg::mubi4_test_true_loose(done_i)) || (process_i && processing))) -4-: 375 if ((start_i || process_i)) -5-: 385 if ((((start_i || process_i) || run_i) || prim_mubi_pkg::mubi4_test_true_loose(done_i))) -6-: 396 if ((((start_i || process_i) || run_i) || prim_mubi_pkg::mubi4_test_true_loose(done_i)))

Branches:
-1--2--3--4--5--6-StatusTests
StIdle_sparse 1 - - - - Covered T23,T24,T25
StIdle_sparse 0 - - - - Covered T1,T2,T3
StAbsorb_sparse - 1 - - - Covered T23,T24,T25
StAbsorb_sparse - 0 - - - Covered T1,T2,T3
StSqueeze_sparse - - 1 - - Not Covered
StSqueeze_sparse - - 0 - - Covered T1,T2,T3
StManualRun_sparse - - - 1 - Covered T23,T24,T25
StManualRun_sparse - - - 0 - Covered T1,T2,T3
StFlush_sparse - - - - 1 Not Covered
StFlush_sparse - - - - 0 Covered T1,T2,T3
default - - - - - Covered T4,T5,T6


Assert Coverage for Module : sha3
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 7 7 100.00 7 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 7 7 100.00 7 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
ErrDetection_A 2147483647 9712908 0 0
FsmKnown_A 2147483647 2147483647 0 0
KeccakIdleWhenNoRunHs_A 2147483647 76724777 0 0
MuxSelKnown_A 2147483647 2147483647 0 0
SwRunInSqueezing_a 2147483647 146307 0 0
gen_chk_digest_unmasked.StateZeroInvalid_A 2147483647 2147483647 0 0
u_state_regs_A 2147483647 2147483647 0 0


ErrDetection_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 2147483647 9712908 0 0
T22 33378 0 0 0
T23 371932 243170 0 0
T24 0 145002 0 0
T25 0 64410 0 0
T28 147907 0 0 0
T40 911030 0 0 0
T46 33680 0 0 0
T79 0 190906 0 0
T80 0 657797 0 0
T81 0 364357 0 0
T82 0 720640 0 0
T83 0 56339 0 0
T84 0 110488 0 0
T85 0 416288 0 0
T86 183402 0 0 0
T87 217549 0 0 0
T88 137836 0 0 0
T89 333515 0 0 0
T90 146926 0 0 0

FsmKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 2147483647 2147483647 0 0
T1 69304 69205 0 0
T2 268499 268482 0 0
T3 193490 193485 0 0
T4 3382 3270 0 0
T13 480677 480671 0 0
T14 12771 12715 0 0
T15 943418 943337 0 0
T16 173572 173571 0 0
T17 471754 471664 0 0
T18 145099 145099 0 0

KeccakIdleWhenNoRunHs_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 2147483647 76724777 0 0
T1 69304 15312 0 0
T2 268499 64200 0 0
T3 193490 32064 0 0
T4 3382 0 0 0
T13 480677 130248 0 0
T14 12771 432 0 0
T15 943418 130248 0 0
T16 173572 315528 0 0
T17 471754 12720 0 0
T18 145099 325200 0 0
T19 0 3192 0 0

MuxSelKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 2147483647 2147483647 0 0
T1 69304 69205 0 0
T2 268499 268482 0 0
T3 193490 193485 0 0
T4 3382 3270 0 0
T13 480677 480671 0 0
T14 12771 12715 0 0
T15 943418 943337 0 0
T16 173572 173571 0 0
T17 471754 471664 0 0
T18 145099 145099 0 0

SwRunInSqueezing_a
NameAttemptsReal SuccessesFailuresIncomplete
Total 2147483647 146307 0 0
T1 69304 54 0 0
T2 268499 217 0 0
T3 193490 398 0 0
T4 3382 0 0 0
T13 480677 0 0 0
T14 12771 0 0 0
T15 943418 0 0 0
T16 173572 0 0 0
T17 471754 196 0 0
T18 145099 571 0 0
T19 0 57 0 0
T26 0 372 0 0
T29 0 76 0 0
T39 0 414 0 0
T91 0 447 0 0

gen_chk_digest_unmasked.StateZeroInvalid_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 2147483647 2147483647 0 0
T1 69304 56413 0 0
T2 268499 246623 0 0
T3 193490 146121 0 0
T4 3382 3270 0 0
T13 480677 461013 0 0
T14 12771 7929 0 0
T15 943418 892875 0 0
T16 173572 161458 0 0
T17 471754 314502 0 0
T18 145099 129664 0 0

u_state_regs_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 2147483647 2147483647 0 0
T1 69304 69205 0 0
T2 268499 268482 0 0
T3 193490 193485 0 0
T4 3382 3270 0 0
T13 480677 480671 0 0
T14 12771 12715 0 0
T15 943418 943337 0 0
T16 173572 173571 0 0
T17 471754 471664 0 0
T18 145099 145099 0 0

Line Coverage for Instance : tb.dut.u_sha3
Line No.TotalCoveredPercent
TOTAL828097.56
CONT_ASSIGN13811100.00
CONT_ASSIGN14411100.00
CONT_ASSIGN14811100.00
CONT_ASSIGN17211100.00
CONT_ASSIGN17311100.00
CONT_ASSIGN17811100.00
CONT_ASSIGN17911100.00
ALWAYS18455100.00
ALWAYS19833100.00
CONT_ASSIGN20311100.00
ALWAYS20766100.00
CONT_ASSIGN21411100.00
CONT_ASSIGN21711100.00
CONT_ASSIGN21811100.00
CONT_ASSIGN22011100.00
ALWAYS22733100.00
ALWAYS2373838100.00
ALWAYS33233100.00
ALWAYS349121083.33
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_ip_sha3_0.1/rtl/sha3.sv' or '../src/lowrisc_ip_sha3_0.1/rtl/sha3.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
138 1 1
144 1 1
148 1 1
172 1 1
173 1 1
178 1 1
179 1 1
184 1 1
185 1 1
186 1 1
188 1 1
189 1 1
198 2 2
199 1 1
203 1 1
207 2 2
208 2 2
209 1 1
210 1 1
MISSING_ELSE
214 1 1
217 1 1
218 1 1
220 1 1
227 3 3
237 1 1
240 1 1
241 1 1
242 1 1
243 1 1
245 1 1
247 1 1
248 1 1
250 1 1
252 1 1
254 1 1
255 1 1
257 1 1
259 1 1
264 1 1
265 1 1
267 1 1
268 1 1
269 1 1
271 1 1
276 1 1
277 1 1
279 1 1
281 1 1
282 1 1
284 1 1
285 1 1
286 1 1
288 1 1
290 1 1
295 1 1
296 1 1
298 1 1
303 1 1
308 1 1
309 1 1
321 1 1
322 1 1
MISSING_ELSE
332 1 1
333 1 1
334 1 1
349 1 1
351 1 1
353 1 1
355 1 1
MISSING_ELSE
364 1 1
366 1 1
MISSING_ELSE
375 1 1
376 0 1
MISSING_ELSE
385 1 1
387 1 1
MISSING_ELSE
396 1 1
398 0 1
MISSING_ELSE


Cond Coverage for Instance : tb.dut.u_sha3
TotalCoveredPercent
Conditions272488.89
Logical272488.89
Non-Logical00
Event00

 LINE       138
 EXPRESSION (round_count_error | msg_count_error)
             --------1--------   -------2-------
-1--2-StatusTests
00CoveredT1,T2,T3
01CoveredT10,T11,T12
10CoveredT10,T11,T12

 LINE       144
 EXPRESSION (sha3_state_error | keccak_round_state_error | sha3pad_state_error)
             --------1-------   ------------2-----------   ---------3---------
-1--2--3-StatusTests
000CoveredT1,T2,T3
001CoveredT10,T11,T12
010CoveredT10,T11,T12
100CoveredT10,T11,T12

 LINE       173
 EXPRESSION ((sha3pad_keccak_run || sw_keccak_run) ? 1'b1 : (keccak_complete ? 1'b0 : keccak_run_req_q))
             ------------------1------------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       173
 SUB-EXPRESSION (sha3pad_keccak_run || sw_keccak_run)
                 ---------1--------    ------2------
-1--2-StatusTests
00CoveredT1,T2,T3
01CoveredT1,T2,T3
10CoveredT1,T2,T3

 LINE       173
 SUB-EXPRESSION (keccak_complete ? 1'b0 : keccak_run_req_q)
                 -------1-------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       178
 EXPRESSION (run_req_o & run_ack_i & ((~keccak_triggered_q)))
             ----1----   ----2----   -----------3-----------
-1--2--3-StatusTests
011CoveredT1,T2,T3
101Unreachable
110CoveredT1,T2,T3
111CoveredT1,T2,T3

 LINE       179
 EXPRESSION (keccak_run ? 1'b1 : (keccak_complete ? 1'b0 : keccak_triggered_q))
             -----1----
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       179
 SUB-EXPRESSION (keccak_complete ? 1'b0 : keccak_triggered_q)
                 -------1-------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       264
 EXPRESSION (process_i && ((!processing)))
             ----1----    -------2-------
-1--2-StatusTests
01CoveredT1,T2,T3
10Not Covered
11CoveredT1,T2,T3

 LINE       375
 EXPRESSION (start_i || process_i)
             ---1---    ----2----
-1--2-StatusTests
00CoveredT1,T2,T3
01Not Covered
10Not Covered

FSM Coverage for Instance : tb.dut.u_sha3
Summary for FSM :: st
TotalCoveredPercent
States 6 6 100.00 (Not included in score)
Transitions 9 9 100.00
Sequences 0 0

State, Transition and Sequence Details for FSM :: st
statesLine No.CoveredTests
StAbsorb_sparse 255 Covered T1,T2,T3
StFlush_sparse 286 Covered T1,T2,T3
StIdle_sparse 259 Covered T1,T2,T3
StManualRun_sparse 282 Covered T1,T2,T3
StSqueeze_sparse 269 Covered T1,T2,T3
StTerminalError_sparse 308 Covered T4,T5,T6


transitionsLine No.CoveredTestsExclude Annotation
StAbsorb_sparse->StSqueeze_sparse 269 Covered T1,T2,T3
StAbsorb_sparse->StTerminalError_sparse 322 Covered T4,T5,T6
StFlush_sparse->StIdle_sparse 303 Covered T1,T2,T3
StFlush_sparse->StTerminalError_sparse 322 Excluded [LOW_RISK] The transition from any state to error_terminal state is fully verified in FPV.
StIdle_sparse->StAbsorb_sparse 255 Covered T1,T2,T3
StIdle_sparse->StTerminalError_sparse 322 Covered T10,T11,T12
StManualRun_sparse->StSqueeze_sparse 296 Covered T1,T2,T3
StManualRun_sparse->StTerminalError_sparse 322 Excluded [LOW_RISK] The transition from any state to error_terminal state is fully verified in FPV.
StSqueeze_sparse->StFlush_sparse 286 Covered T1,T2,T3
StSqueeze_sparse->StManualRun_sparse 282 Covered T1,T2,T3
StSqueeze_sparse->StTerminalError_sparse 322 Covered T52,T53



Branch Coverage for Instance : tb.dut.u_sha3
Line No.TotalCoveredPercent
Branches 45 42 93.33
TERNARY 173 3 3 100.00
TERNARY 179 3 3 100.00
IF 184 2 2 100.00
IF 198 2 2 100.00
IF 207 4 4 100.00
IF 227 2 2 100.00
CASE 252 13 13 100.00
IF 321 2 2 100.00
CASE 332 3 2 66.67
CASE 351 11 9 81.82

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_ip_sha3_0.1/rtl/sha3.sv' or '../src/lowrisc_ip_sha3_0.1/rtl/sha3.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 173 ((sha3pad_keccak_run || sw_keccak_run)) ? -2-: 173 (keccak_complete) ?

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 179 (keccak_run) ? -2-: 179 (keccak_complete) ?

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T1,T2,T3
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 184 if ((!rst_ni))

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


LineNo. Expression -1-: 198 if ((!rst_ni))

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


LineNo. Expression -1-: 207 if ((!rst_ni)) -2-: 208 if (process_i) -3-: 209 if (prim_mubi_pkg::mubi4_test_true_strict(absorbed))

Branches:
-1--2--3-StatusTests
1 - - Covered T1,T2,T3
0 1 - Covered T1,T2,T3
0 0 1 Covered T1,T2,T3
0 0 0 Covered T1,T2,T3


LineNo. Expression -1-: 227 if ((!rst_ni))

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


LineNo. Expression -1-: 252 case (st) -2-: 254 if (start_i) -3-: 264 if ((process_i && (!processing))) -4-: 268 if (prim_mubi_pkg::mubi4_test_true_strict(absorbed)) -5-: 281 if (run_i) -6-: 285 if (prim_mubi_pkg::mubi4_test_true_strict(done_i)) -7-: 295 if (keccak_complete)

Branches:
-1--2--3--4--5--6--7-StatusTests
StIdle_sparse 1 - - - - - Covered T1,T2,T3
StIdle_sparse 0 - - - - - Covered T1,T2,T3
StAbsorb_sparse - 1 - - - - Covered T1,T2,T3
StAbsorb_sparse - 0 1 - - - Covered T1,T2,T3
StAbsorb_sparse - 0 0 - - - Covered T1,T2,T3
StSqueeze_sparse - - - 1 - - Covered T1,T2,T3
StSqueeze_sparse - - - 0 1 - Covered T1,T2,T3
StSqueeze_sparse - - - 0 0 - Covered T1,T2,T3
StManualRun_sparse - - - - - 1 Covered T1,T2,T3
StManualRun_sparse - - - - - 0 Covered T1,T2,T3
StFlush_sparse - - - - - - Covered T1,T2,T3
StTerminalError_sparse - - - - - - Covered T4,T5,T6
default - - - - - - Covered T10,T11,T12


LineNo. Expression -1-: 321 if (lc_ctrl_pkg::lc_tx_test_true_loose(lc_escalate_en_i))

Branches:
-1-StatusTests
1 Covered T4,T5,T6
0 Covered T1,T2,T3


LineNo. Expression -1-: 332 case (mux_sel)

Branches:
-1-StatusTests
MuxGuard Covered T1,T2,T3
MuxRelease Covered T1,T2,T3
default Not Covered


LineNo. Expression -1-: 351 case (st) -2-: 353 if (((process_i || run_i) || prim_mubi_pkg::mubi4_test_true_loose(done_i))) -3-: 364 if ((((start_i || run_i) || prim_mubi_pkg::mubi4_test_true_loose(done_i)) || (process_i && processing))) -4-: 375 if ((start_i || process_i)) -5-: 385 if ((((start_i || process_i) || run_i) || prim_mubi_pkg::mubi4_test_true_loose(done_i))) -6-: 396 if ((((start_i || process_i) || run_i) || prim_mubi_pkg::mubi4_test_true_loose(done_i)))

Branches:
-1--2--3--4--5--6-StatusTests
StIdle_sparse 1 - - - - Covered T23,T24,T25
StIdle_sparse 0 - - - - Covered T1,T2,T3
StAbsorb_sparse - 1 - - - Covered T23,T24,T25
StAbsorb_sparse - 0 - - - Covered T1,T2,T3
StSqueeze_sparse - - 1 - - Not Covered
StSqueeze_sparse - - 0 - - Covered T1,T2,T3
StManualRun_sparse - - - 1 - Covered T23,T24,T25
StManualRun_sparse - - - 0 - Covered T1,T2,T3
StFlush_sparse - - - - 1 Not Covered
StFlush_sparse - - - - 0 Covered T1,T2,T3
default - - - - - Covered T4,T5,T6


Assert Coverage for Instance : tb.dut.u_sha3
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 7 7 100.00 7 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 7 7 100.00 7 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
ErrDetection_A 2147483647 9712908 0 0
FsmKnown_A 2147483647 2147483647 0 0
KeccakIdleWhenNoRunHs_A 2147483647 76724777 0 0
MuxSelKnown_A 2147483647 2147483647 0 0
SwRunInSqueezing_a 2147483647 146307 0 0
gen_chk_digest_unmasked.StateZeroInvalid_A 2147483647 2147483647 0 0
u_state_regs_A 2147483647 2147483647 0 0


ErrDetection_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 2147483647 9712908 0 0
T22 33378 0 0 0
T23 371932 243170 0 0
T24 0 145002 0 0
T25 0 64410 0 0
T28 147907 0 0 0
T40 911030 0 0 0
T46 33680 0 0 0
T79 0 190906 0 0
T80 0 657797 0 0
T81 0 364357 0 0
T82 0 720640 0 0
T83 0 56339 0 0
T84 0 110488 0 0
T85 0 416288 0 0
T86 183402 0 0 0
T87 217549 0 0 0
T88 137836 0 0 0
T89 333515 0 0 0
T90 146926 0 0 0

FsmKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 2147483647 2147483647 0 0
T1 69304 69205 0 0
T2 268499 268482 0 0
T3 193490 193485 0 0
T4 3382 3270 0 0
T13 480677 480671 0 0
T14 12771 12715 0 0
T15 943418 943337 0 0
T16 173572 173571 0 0
T17 471754 471664 0 0
T18 145099 145099 0 0

KeccakIdleWhenNoRunHs_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 2147483647 76724777 0 0
T1 69304 15312 0 0
T2 268499 64200 0 0
T3 193490 32064 0 0
T4 3382 0 0 0
T13 480677 130248 0 0
T14 12771 432 0 0
T15 943418 130248 0 0
T16 173572 315528 0 0
T17 471754 12720 0 0
T18 145099 325200 0 0
T19 0 3192 0 0

MuxSelKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 2147483647 2147483647 0 0
T1 69304 69205 0 0
T2 268499 268482 0 0
T3 193490 193485 0 0
T4 3382 3270 0 0
T13 480677 480671 0 0
T14 12771 12715 0 0
T15 943418 943337 0 0
T16 173572 173571 0 0
T17 471754 471664 0 0
T18 145099 145099 0 0

SwRunInSqueezing_a
NameAttemptsReal SuccessesFailuresIncomplete
Total 2147483647 146307 0 0
T1 69304 54 0 0
T2 268499 217 0 0
T3 193490 398 0 0
T4 3382 0 0 0
T13 480677 0 0 0
T14 12771 0 0 0
T15 943418 0 0 0
T16 173572 0 0 0
T17 471754 196 0 0
T18 145099 571 0 0
T19 0 57 0 0
T26 0 372 0 0
T29 0 76 0 0
T39 0 414 0 0
T91 0 447 0 0

gen_chk_digest_unmasked.StateZeroInvalid_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 2147483647 2147483647 0 0
T1 69304 56413 0 0
T2 268499 246623 0 0
T3 193490 146121 0 0
T4 3382 3270 0 0
T13 480677 461013 0 0
T14 12771 7929 0 0
T15 943418 892875 0 0
T16 173572 161458 0 0
T17 471754 314502 0 0
T18 145099 129664 0 0

u_state_regs_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 2147483647 2147483647 0 0
T1 69304 69205 0 0
T2 268499 268482 0 0
T3 193490 193485 0 0
T4 3382 3270 0 0
T13 480677 480671 0 0
T14 12771 12715 0 0
T15 943418 943337 0 0
T16 173572 173571 0 0
T17 471754 471664 0 0
T18 145099 145099 0 0

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%