Unified Coverage Report :: Module :: prim_arbiter_fixed

Module : prim_arbiter_fixed

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
95.05	87.50	92.68			100.00	100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.u_app_intf.u_appid_arb	95.05	87.50	92.68			100.00	100.00

---

Module Instance : tb.dut.u_app_intf.u_appid_arb

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
95.05	87.50	92.68			100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
95.05	87.50	92.68			100.00	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
80.49	90.99	84.93		40.00	86.52	100.00	u_app_intf

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Since this is the module's only instance, the coverage report is the same as for the module.

Line Coverage for Module : prim_arbiter_fixed

	Line No.	Total	Covered	Percent
TOTAL		32	28	87.50
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	87	1	0	0.00
CONT_ASSIGN	87	1	0	0.00
CONT_ASSIGN	87	1	0	0.00
CONT_ASSIGN	89	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
CONT_ASSIGN	89	1	1	100.00
CONT_ASSIGN	97	1	1	100.00
ALWAYS	105	6	6	100.00
ALWAYS	105	6	6	100.00
ALWAYS	105	6	6	100.00
CONT_ASSIGN	124	1	0	0.00
CONT_ASSIGN	128	1	1	100.00
CONT_ASSIGN	129	1	1	100.00
CONT_ASSIGN	132	1	1	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
85	3	3
87	0	3
89	3	3
97	1	1
105	1	1
107	1	1
109	1	1
110	1	1
112	1	1
113	1	1
105	1	1
107	1	1
109	1	1
110	1	1
112	1	1
113	1	1
105	1	1
107	1	1
109	1	1
110	1	1
112	1	1
113	1	1
124	0	1
128	1	1
129	1	1
132	1	1

---

Cond Coverage for Module : prim_arbiter_fixed

	Total	Covered	Percent
Conditions	41	38	92.68
Logical	41	38	92.68
Non-Logical	0	0
Event	0	0

 LINE       107
 EXPRESSION (gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C0] | gen_normal_case.req_tree[gen_normal_case.gen_tree[0].gen_level[0].C1])
             ----------------------------------1----------------------------------   ----------------------------------2----------------------------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T4,T5
0	1	Covered	T1,T14,T17
1	0	Covered	T1,T4,T5

 LINE       107
 EXPRESSION (gen_normal_case.req_tree[gen_normal_case.gen_tree[1].gen_level[0].C0] | gen_normal_case.req_tree[gen_normal_case.gen_tree[1].gen_level[0].C1])
             ----------------------------------1----------------------------------   ----------------------------------2----------------------------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T4,T5
0	1	Covered	T1,T14,T17
1	0	Covered	T1,T4,T5

 LINE       107
 EXPRESSION (gen_normal_case.req_tree[gen_normal_case.gen_tree[1].gen_level[1].C0] | gen_normal_case.req_tree[gen_normal_case.gen_tree[1].gen_level[1].C1])
             ----------------------------------1----------------------------------   ----------------------------------2----------------------------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T4,T5
0	1	Unreachable
1	0	Covered	T1,T4,T5

 LINE       109
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.idx_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T1,T4,T5
1	Covered	T1,T4,T5

 LINE       109
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[1].gen_level[0].gen_nodes.sel ? gen_normal_case.idx_tree[gen_normal_case.gen_tree[1].gen_level[0].C1] : gen_normal_case.idx_tree[gen_normal_case.gen_tree[1].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T1,T4,T5
1	Covered	T1,T4,T5

 LINE       109
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[1].gen_level[1].gen_nodes.sel ? gen_normal_case.idx_tree[gen_normal_case.gen_tree[1].gen_level[1].C1] : gen_normal_case.idx_tree[gen_normal_case.gen_tree[1].gen_level[1].C0])

-1-	Status	Tests
0	Covered	T1,T4,T5
1	Covered	T1,T4,T5

 LINE       110
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel ? gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C1] : gen_normal_case.data_tree[gen_normal_case.gen_tree[0].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T1,T4,T5
1	Covered	T1,T4,T5

 LINE       110
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[1].gen_level[0].gen_nodes.sel ? gen_normal_case.data_tree[gen_normal_case.gen_tree[1].gen_level[0].C1] : gen_normal_case.data_tree[gen_normal_case.gen_tree[1].gen_level[0].C0])

-1-	Status	Tests
0	Covered	T1,T4,T5
1	Covered	T1,T4,T5

 LINE       110
 EXPRESSION 
 Number  Term
      1  gen_normal_case.gen_tree[1].gen_level[1].gen_nodes.sel ? gen_normal_case.data_tree[gen_normal_case.gen_tree[1].gen_level[1].C1] : gen_normal_case.data_tree[gen_normal_case.gen_tree[1].gen_level[1].C0])

-1-	Status	Tests
0	Covered	T1,T4,T5
1	Covered	T1,T4,T5

 LINE       112
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & ((~gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)))
             ----------------------------------1----------------------------------   -----------------------------2-----------------------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T4,T5
1	0	Covered	T14,T17,T28
1	1	Covered	T1,T4,T5

 LINE       112
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[1].gen_level[0].Pa] & ((~gen_normal_case.gen_tree[1].gen_level[0].gen_nodes.sel)))
             ----------------------------------1----------------------------------   -----------------------------2-----------------------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T4,T5
1	0	Covered	T14,T17,T28
1	1	Covered	T1,T4,T5

 LINE       112
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[1].gen_level[1].Pa] & ((~gen_normal_case.gen_tree[1].gen_level[1].gen_nodes.sel)))
             ----------------------------------1----------------------------------   -----------------------------2-----------------------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T4,T5
1	0	Not Covered
1	1	Covered	T14,T17,T28

 LINE       113
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[0].gen_level[0].Pa] & gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel)
             ----------------------------------1----------------------------------   ---------------------------2--------------------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T4,T5
1	0	Covered	T1,T4,T5
1	1	Covered	T14,T17,T28

 LINE       113
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[1].gen_level[0].Pa] & gen_normal_case.gen_tree[1].gen_level[0].gen_nodes.sel)
             ----------------------------------1----------------------------------   ---------------------------2--------------------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T4,T5
1	0	Covered	T1,T4,T5
1	1	Covered	T14,T17,T28

 LINE       113
 EXPRESSION (gen_normal_case.gnt_tree[gen_normal_case.gen_tree[1].gen_level[1].Pa] & gen_normal_case.gen_tree[1].gen_level[1].gen_nodes.sel)
             ----------------------------------1----------------------------------   ---------------------------2--------------------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T4,T5
1	0	Covered	T14,T17,T28
1	1	Not Covered

 LINE       132
 EXPRESSION (valid_o & ready_i)
             ---1---   ---2---

-1-	-2-	Status	Tests
0	1	Not Covered
1	0	Covered	T1,T4,T5
1	1	Covered	T1,T4,T5

---

Branch Coverage for Module : prim_arbiter_fixed

	Line No.	Total	Covered	Percent
Branches		12	12	100.00
TERNARY	109	2	2	100.00
TERNARY	110	2	2	100.00
TERNARY	109	2	2	100.00
TERNARY	110	2	2	100.00
TERNARY	109	2	2	100.00
TERNARY	110	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv' or '../src/lowrisc_prim_arbiter_0/rtl/prim_arbiter_fixed.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	109	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T4,T5
0	Covered	T1,T4,T5

	LineNo.	Expression
-1-:	110	(gen_normal_case.gen_tree[0].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T4,T5
0	Covered	T1,T4,T5

	LineNo.	Expression
-1-:	109	(gen_normal_case.gen_tree[1].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T4,T5
0	Covered	T1,T4,T5

	LineNo.	Expression
-1-:	110	(gen_normal_case.gen_tree[1].gen_level[0].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T4,T5
0	Covered	T1,T4,T5

	LineNo.	Expression
-1-:	109	(gen_normal_case.gen_tree[1].gen_level[1].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T4,T5
0	Covered	T1,T4,T5

	LineNo.	Expression
-1-:	110	(gen_normal_case.gen_tree[1].gen_level[1].gen_nodes.sel) ? 

Branches:

-1-	Status	Tests
1	Covered	T1,T4,T5
0	Covered	T1,T4,T5

---

Assert Coverage for Module : prim_arbiter_fixed

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	13	13	100.00	13	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	13	13	100.00	13	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
CheckHotOne_A	1445591537	1445429203	0	0
CheckNGreaterZero_A	951	951	0	0
GntImpliesReady_A	1445591537	7344	0	0
GntImpliesValid_A	1445591537	7344	0	0
GrantKnown_A	1445591537	1445429203	0	0
IdxKnown_A	1445591537	1445429203	0	0
IndexIsCorrect_A	1445591537	7344	0	0
NoReadyValidNoGrant_A	1445591537	1442953861	0	0
Priority_A	1445591537	2475342	0	0
ReadyAndValidImplyGrant_A	1445591537	7344	0	0
ReqAndReadyImplyGrant_A	1445591537	7344	0	0
ReqImpliesValid_A	1445591537	2475342	0	0
ValidKnown_A	1445591537	1445429203	0	0

CheckHotOne_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1445591537	1445429203	0	0
T1	30610	30465	0	0
T2	23228	23178	0	0
T3	41563	41480	0	0
T4	4589	4425	0	0
T5	5894	5738	0	0
T12	134557	134552	0	0
T13	6108	6027	0	0
T14	99020	98933	0	0
T15	643619	643610	0	0
T19	1702	1650	0	0

CheckNGreaterZero_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	951	951	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T12	1	1	0	0
T13	1	1	0	0
T14	1	1	0	0
T15	1	1	0	0
T19	1	1	0	0

GntImpliesReady_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1445591537	7344	0	0
T1	30610	2	0	0
T2	23228	0	0	0
T3	41563	0	0	0
T4	4589	1	0	0
T5	5894	1	0	0
T12	134557	0	0	0
T13	6108	0	0	0
T14	99020	6	0	0
T15	643619	0	0	0
T17	0	45	0	0
T19	1702	0	0	0
T25	0	46	0	0
T26	0	44	0	0
T27	0	63	0	0
T28	0	10	0	0
T37	0	35	0	0

GntImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1445591537	7344	0	0
T1	30610	2	0	0
T2	23228	0	0	0
T3	41563	0	0	0
T4	4589	1	0	0
T5	5894	1	0	0
T12	134557	0	0	0
T13	6108	0	0	0
T14	99020	6	0	0
T15	643619	0	0	0
T17	0	45	0	0
T19	1702	0	0	0
T25	0	46	0	0
T26	0	44	0	0
T27	0	63	0	0
T28	0	10	0	0
T37	0	35	0	0

GrantKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1445591537	1445429203	0	0
T1	30610	30465	0	0
T2	23228	23178	0	0
T3	41563	41480	0	0
T4	4589	4425	0	0
T5	5894	5738	0	0
T12	134557	134552	0	0
T13	6108	6027	0	0
T14	99020	98933	0	0
T15	643619	643610	0	0
T19	1702	1650	0	0

IdxKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1445591537	1445429203	0	0
T1	30610	30465	0	0
T2	23228	23178	0	0
T3	41563	41480	0	0
T4	4589	4425	0	0
T5	5894	5738	0	0
T12	134557	134552	0	0
T13	6108	6027	0	0
T14	99020	98933	0	0
T15	643619	643610	0	0
T19	1702	1650	0	0

IndexIsCorrect_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1445591537	7344	0	0
T1	30610	2	0	0
T2	23228	0	0	0
T3	41563	0	0	0
T4	4589	1	0	0
T5	5894	1	0	0
T12	134557	0	0	0
T13	6108	0	0	0
T14	99020	6	0	0
T15	643619	0	0	0
T17	0	45	0	0
T19	1702	0	0	0
T25	0	46	0	0
T26	0	44	0	0
T27	0	63	0	0
T28	0	10	0	0
T37	0	35	0	0

NoReadyValidNoGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1445591537	1442953861	0	0
T1	30610	28480	0	0
T2	23228	23178	0	0
T3	41563	41480	0	0
T4	4589	1596	0	0
T5	5894	2036	0	0
T12	134557	134552	0	0
T13	6108	6027	0	0
T14	99020	98628	0	0
T15	643619	643610	0	0
T19	1702	1650	0	0

Priority_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1445591537	2475342	0	0
T1	30610	1985	0	0
T2	23228	0	0	0
T3	41563	0	0	0
T4	4589	2829	0	0
T5	5894	3702	0	0
T12	134557	0	0	0
T13	6108	0	0	0
T14	99020	305	0	0
T15	643619	0	0	0
T17	0	3159	0	0
T19	1702	0	0	0
T25	0	8661	0	0
T26	0	7735	0	0
T28	0	1367	0	0
T35	0	380	0	0
T36	0	2607	0	0

ReadyAndValidImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1445591537	7344	0	0
T1	30610	2	0	0
T2	23228	0	0	0
T3	41563	0	0	0
T4	4589	1	0	0
T5	5894	1	0	0
T12	134557	0	0	0
T13	6108	0	0	0
T14	99020	6	0	0
T15	643619	0	0	0
T17	0	45	0	0
T19	1702	0	0	0
T25	0	46	0	0
T26	0	44	0	0
T27	0	63	0	0
T28	0	10	0	0
T37	0	35	0	0

ReqAndReadyImplyGrant_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1445591537	7344	0	0
T1	30610	2	0	0
T2	23228	0	0	0
T3	41563	0	0	0
T4	4589	1	0	0
T5	5894	1	0	0
T12	134557	0	0	0
T13	6108	0	0	0
T14	99020	6	0	0
T15	643619	0	0	0
T17	0	45	0	0
T19	1702	0	0	0
T25	0	46	0	0
T26	0	44	0	0
T27	0	63	0	0
T28	0	10	0	0
T37	0	35	0	0

ReqImpliesValid_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1445591537	2475342	0	0
T1	30610	1985	0	0
T2	23228	0	0	0
T3	41563	0	0	0
T4	4589	2829	0	0
T5	5894	3702	0	0
T12	134557	0	0	0
T13	6108	0	0	0
T14	99020	305	0	0
T15	643619	0	0	0
T17	0	3159	0	0
T19	1702	0	0	0
T25	0	8661	0	0
T26	0	7735	0	0
T28	0	1367	0	0
T35	0	380	0	0
T36	0	2607	0	0

ValidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1445591537	1445429203	0	0
T1	30610	30465	0	0
T2	23228	23178	0	0
T3	41563	41480	0	0
T4	4589	4425	0	0
T5	5894	5738	0	0
T12	134557	134552	0	0
T13	6108	6027	0	0
T14	99020	98933	0	0
T15	643619	643610	0	0
T19	1702	1650	0	0