Unified Coverage Report :: Module Instance :: tb.dut.u_reg.u_socket.gen_dfifo[2].fifo_d.reqfifo

Module Instance : tb.dut.u_reg.u_socket.gen_dfifo[2].fifo_d.reqfifo

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00		100.00			100.00		gen_dfifo[2].fifo_d

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Module Instance : tb.dut.u_reg.u_socket.gen_dfifo[2].fifo_d.rspfifo

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00					100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00		100.00			100.00		gen_dfifo[2].fifo_d

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

Line Coverage for Instance : tb.dut.u_reg.u_socket.gen_dfifo[2].fifo_d.reqfifo

	Line No.	Total	Covered	Percent
TOTAL		4	4	100.00
CONT_ASSIGN	44	1	1	100.00
CONT_ASSIGN	45	1	1	100.00
CONT_ASSIGN	48	1	1	100.00
CONT_ASSIGN	49	1	1	100.00
CONT_ASSIGN	53	0	0

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
44	1	1
45	1	1
48	1	1
49	1	1
53		unreachable

---

Assert Coverage for Instance : tb.dut.u_reg.u_socket.gen_dfifo[2].fifo_d.reqfifo

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	5	5	100.00	5	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	5	5	100.00	5	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DataKnown_A	1470144381	209443238	0	0
DepthKnown_A	1470144381	1469920636	0	0
RvalidKnown_A	1470144381	1469920636	0	0
WreadyKnown_A	1470144381	1469920636	0	0
gen_passthru_fifo.paramCheckPass	1164	1164	0	0

DataKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1470144381	209443238	0	0
T1	277322	8303	0	0
T2	110592	73080	0	0
T3	146735	516157	0	0
T4	5565	123	0	0
T5	2920	187	0	0
T13	251689	10020	0	0
T14	110714	52135	0	0
T15	429482	139417	0	0
T16	593622	446637	0	0
T17	24677	1364	0	0

DepthKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1470144381	1469920636	0	0
T1	277322	277260	0	0
T2	110592	110585	0	0
T3	146735	146728	0	0
T4	5565	5380	0	0
T5	2920	2747	0	0
T13	251689	251634	0	0
T14	110714	110705	0	0
T15	429482	429473	0	0
T16	593622	593611	0	0
T17	24677	24591	0	0

RvalidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1470144381	1469920636	0	0
T1	277322	277260	0	0
T2	110592	110585	0	0
T3	146735	146728	0	0
T4	5565	5380	0	0
T5	2920	2747	0	0
T13	251689	251634	0	0
T14	110714	110705	0	0
T15	429482	429473	0	0
T16	593622	593611	0	0
T17	24677	24591	0	0

WreadyKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1470144381	1469920636	0	0
T1	277322	277260	0	0
T2	110592	110585	0	0
T3	146735	146728	0	0
T4	5565	5380	0	0
T5	2920	2747	0	0
T13	251689	251634	0	0
T14	110714	110705	0	0
T15	429482	429473	0	0
T16	593622	593611	0	0
T17	24677	24591	0	0

gen_passthru_fifo.paramCheckPass

Name	Attempts	Real Successes	Failures	Incomplete
Total	1164	1164	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T13	1	1	0	0
T14	1	1	0	0
T15	1	1	0	0
T16	1	1	0	0
T17	1	1	0	0

Line Coverage for Instance : tb.dut.u_reg.u_socket.gen_dfifo[2].fifo_d.rspfifo

	Line No.	Total	Covered	Percent
TOTAL		4	4	100.00
CONT_ASSIGN	44	1	1	100.00
CONT_ASSIGN	45	1	1	100.00
CONT_ASSIGN	48	1	1	100.00
CONT_ASSIGN	49	1	1	100.00
CONT_ASSIGN	53	0	0

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' or '../src/lowrisc_prim_fifo_0/rtl/prim_fifo_sync.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
44	1	1
45	1	1
48	1	1
49	1	1
53		unreachable

---

Assert Coverage for Instance : tb.dut.u_reg.u_socket.gen_dfifo[2].fifo_d.rspfifo

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	5	5	100.00	5	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	5	5	100.00	5	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
DataKnown_A	1470144381	329274975	0	0
DepthKnown_A	1470144381	1469920636	0	0
RvalidKnown_A	1470144381	1469920636	0	0
WreadyKnown_A	1470144381	1469920636	0	0
gen_passthru_fifo.paramCheckPass	1164	1164	0	0

DataKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1470144381	329274975	0	0
T1	277322	37530	0	0
T2	110592	73080	0	0
T3	146735	516157	0	0
T4	5565	596	0	0
T5	2920	187	0	0
T13	251689	10020	0	0
T14	110714	236653	0	0
T15	429482	139417	0	0
T16	593622	345453	0	0
T17	24677	6070	0	0

DepthKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1470144381	1469920636	0	0
T1	277322	277260	0	0
T2	110592	110585	0	0
T3	146735	146728	0	0
T4	5565	5380	0	0
T5	2920	2747	0	0
T13	251689	251634	0	0
T14	110714	110705	0	0
T15	429482	429473	0	0
T16	593622	593611	0	0
T17	24677	24591	0	0

RvalidKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1470144381	1469920636	0	0
T1	277322	277260	0	0
T2	110592	110585	0	0
T3	146735	146728	0	0
T4	5565	5380	0	0
T5	2920	2747	0	0
T13	251689	251634	0	0
T14	110714	110705	0	0
T15	429482	429473	0	0
T16	593622	593611	0	0
T17	24677	24591	0	0

WreadyKnown_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	1470144381	1469920636	0	0
T1	277322	277260	0	0
T2	110592	110585	0	0
T3	146735	146728	0	0
T4	5565	5380	0	0
T5	2920	2747	0	0
T13	251689	251634	0	0
T14	110714	110705	0	0
T15	429482	429473	0	0
T16	593622	593611	0	0
T17	24677	24591	0	0

gen_passthru_fifo.paramCheckPass

Name	Attempts	Real Successes	Failures	Incomplete
Total	1164	1164	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T4	1	1	0	0
T5	1	1	0	0
T13	1	1	0	0
T14	1	1	0	0
T15	1	1	0	0
T16	1	1	0	0
T17	1	1	0	0