Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
91.95 95.87 92.30 100.00 66.12 94.08 98.87 96.43


Total test records in report: 883
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html

T552 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/38.kmac_sideload.500225003 Sep 24 08:52:35 PM UTC 24 Sep 24 08:55:02 PM UTC 24 18615395923 ps
T553 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/40.kmac_smoke.3089671066 Sep 24 08:54:59 PM UTC 24 Sep 24 08:55:16 PM UTC 24 639758084 ps
T554 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/39.kmac_app.991344160 Sep 24 08:54:03 PM UTC 24 Sep 24 08:55:22 PM UTC 24 8841892777 ps
T555 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/39.kmac_stress_all.4291628195 Sep 24 08:54:56 PM UTC 24 Sep 24 08:55:24 PM UTC 24 574539156 ps
T556 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/13.kmac_stress_all.2425230241 Sep 24 08:19:27 PM UTC 24 Sep 24 08:55:42 PM UTC 24 112346672457 ps
T557 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/34.kmac_error.3137269518 Sep 24 08:48:30 PM UTC 24 Sep 24 08:55:50 PM UTC 24 18181311856 ps
T558 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/38.kmac_entropy_refresh.3449528641 Sep 24 08:53:01 PM UTC 24 Sep 24 08:56:02 PM UTC 24 32180167087 ps
T559 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/40.kmac_key_error.72599393 Sep 24 08:56:04 PM UTC 24 Sep 24 08:56:08 PM UTC 24 449310980 ps
T560 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/40.kmac_lc_escalation.1131438314 Sep 24 08:56:09 PM UTC 24 Sep 24 08:56:12 PM UTC 24 37527226 ps
T561 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/3.kmac_long_msg_and_output.2436958963 Sep 24 08:03:36 PM UTC 24 Sep 24 08:57:02 PM UTC 24 58083583158 ps
T562 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/40.kmac_alert_test.2695196390 Sep 24 08:57:03 PM UTC 24 Sep 24 08:57:06 PM UTC 24 27264233 ps
T563 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/35.kmac_error.1316820896 Sep 24 08:49:34 PM UTC 24 Sep 24 08:57:17 PM UTC 24 27367193857 ps
T564 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/41.kmac_smoke.1255637153 Sep 24 08:57:06 PM UTC 24 Sep 24 08:57:39 PM UTC 24 1256644381 ps
T565 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/1.kmac_test_vectors_sha3_224.3961772250 Sep 24 08:00:41 PM UTC 24 Sep 24 08:57:48 PM UTC 24 334353811443 ps
T566 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/26.kmac_burst_write.177878666 Sep 24 08:38:19 PM UTC 24 Sep 24 08:57:56 PM UTC 24 32511455494 ps
T567 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/20.kmac_stress_all.4181079545 Sep 24 08:31:09 PM UTC 24 Sep 24 08:58:42 PM UTC 24 114652476302 ps
T568 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/39.kmac_error.2458094077 Sep 24 08:54:41 PM UTC 24 Sep 24 08:58:47 PM UTC 24 3359164081 ps
T569 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/38.kmac_app.1985123892 Sep 24 08:53:00 PM UTC 24 Sep 24 08:58:52 PM UTC 24 18943472076 ps
T570 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/41.kmac_app.590476834 Sep 24 08:57:57 PM UTC 24 Sep 24 08:59:13 PM UTC 24 12267381318 ps
T571 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/41.kmac_key_error.524134425 Sep 24 08:58:53 PM UTC 24 Sep 24 08:59:15 PM UTC 24 1954480767 ps
T572 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/41.kmac_lc_escalation.40360360 Sep 24 08:59:14 PM UTC 24 Sep 24 08:59:16 PM UTC 24 56728710 ps
T573 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/41.kmac_alert_test.740843936 Sep 24 08:59:17 PM UTC 24 Sep 24 08:59:19 PM UTC 24 14542652 ps
T574 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/36.kmac_sideload.706820533 Sep 24 08:50:09 PM UTC 24 Sep 24 08:59:20 PM UTC 24 52364163397 ps
T575 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/18.kmac_long_msg_and_output.1287948130 Sep 24 08:25:35 PM UTC 24 Sep 24 08:59:51 PM UTC 24 17591020328 ps
T576 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/37.kmac_app.3184150073 Sep 24 08:51:37 PM UTC 24 Sep 24 08:59:53 PM UTC 24 86112199292 ps
T577 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/37.kmac_burst_write.4218713978 Sep 24 08:51:23 PM UTC 24 Sep 24 08:59:54 PM UTC 24 21013275790 ps
T578 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/40.kmac_error.504263432 Sep 24 08:55:51 PM UTC 24 Sep 24 09:00:00 PM UTC 24 5281460029 ps
T579 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/42.kmac_smoke.2972142098 Sep 24 08:59:20 PM UTC 24 Sep 24 09:00:06 PM UTC 24 864401838 ps
T580 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/42.kmac_sideload.635956547 Sep 24 08:59:52 PM UTC 24 Sep 24 09:00:08 PM UTC 24 1843141691 ps
T581 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/42.kmac_key_error.448334484 Sep 24 09:00:09 PM UTC 24 Sep 24 09:00:18 PM UTC 24 2893795526 ps
T582 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/42.kmac_lc_escalation.3843989393 Sep 24 09:00:19 PM UTC 24 Sep 24 09:00:22 PM UTC 24 43715459 ps
T583 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/4.kmac_test_vectors_shake_128.109515321 Sep 24 08:05:28 PM UTC 24 Sep 24 09:00:24 PM UTC 24 388508864690 ps
T155 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/34.kmac_burst_write.1415468131 Sep 24 08:47:55 PM UTC 24 Sep 24 09:00:25 PM UTC 24 26649582192 ps
T584 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/42.kmac_alert_test.136053966 Sep 24 09:00:23 PM UTC 24 Sep 24 09:00:25 PM UTC 24 17050970 ps
T585 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/38.kmac_burst_write.1541729500 Sep 24 08:52:36 PM UTC 24 Sep 24 09:00:27 PM UTC 24 4979567050 ps
T586 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/41.kmac_burst_write.717048809 Sep 24 08:57:49 PM UTC 24 Sep 24 09:00:44 PM UTC 24 7475780132 ps
T587 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/28.kmac_burst_write.792884024 Sep 24 08:40:25 PM UTC 24 Sep 24 09:00:52 PM UTC 24 66206445940 ps
T588 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/42.kmac_app.3650460662 Sep 24 08:59:55 PM UTC 24 Sep 24 09:00:56 PM UTC 24 1984624727 ps
T589 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/41.kmac_entropy_refresh.816745216 Sep 24 08:58:43 PM UTC 24 Sep 24 09:01:04 PM UTC 24 6447952903 ps
T590 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/43.kmac_key_error.2277340825 Sep 24 09:01:05 PM UTC 24 Sep 24 09:01:14 PM UTC 24 2225141771 ps
T591 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/43.kmac_lc_escalation.3631176448 Sep 24 09:01:15 PM UTC 24 Sep 24 09:01:18 PM UTC 24 79497303 ps
T592 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/40.kmac_app.2350340423 Sep 24 08:55:25 PM UTC 24 Sep 24 09:01:21 PM UTC 24 20460705700 ps
T593 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/43.kmac_smoke.3892904240 Sep 24 09:00:25 PM UTC 24 Sep 24 09:01:24 PM UTC 24 6043823142 ps
T594 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/42.kmac_error.3172998124 Sep 24 09:00:09 PM UTC 24 Sep 24 09:01:26 PM UTC 24 7916797935 ps
T595 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/39.kmac_sideload.3378458341 Sep 24 08:53:45 PM UTC 24 Sep 24 09:01:27 PM UTC 24 59788464365 ps
T596 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/43.kmac_alert_test.3031541851 Sep 24 09:01:31 PM UTC 24 Sep 24 09:01:33 PM UTC 24 18853491 ps
T597 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/42.kmac_entropy_refresh.1759441925 Sep 24 09:00:01 PM UTC 24 Sep 24 09:01:38 PM UTC 24 5054293420 ps
T598 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/44.kmac_smoke.1998969526 Sep 24 09:01:32 PM UTC 24 Sep 24 09:01:42 PM UTC 24 1727899152 ps
T599 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/43.kmac_burst_write.3632454325 Sep 24 09:00:28 PM UTC 24 Sep 24 09:02:11 PM UTC 24 20807384929 ps
T600 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/40.kmac_sideload.3870333597 Sep 24 08:55:17 PM UTC 24 Sep 24 09:02:11 PM UTC 24 4543275243 ps
T601 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/39.kmac_burst_write.885911612 Sep 24 08:53:55 PM UTC 24 Sep 24 09:02:15 PM UTC 24 12087015478 ps
T602 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/44.kmac_lc_escalation.635369788 Sep 24 09:02:13 PM UTC 24 Sep 24 09:02:16 PM UTC 24 133489160 ps
T603 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/44.kmac_alert_test.2626842172 Sep 24 09:02:18 PM UTC 24 Sep 24 09:02:20 PM UTC 24 38327613 ps
T604 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/44.kmac_app.1863789993 Sep 24 09:01:34 PM UTC 24 Sep 24 09:02:22 PM UTC 24 745022869 ps
T605 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/44.kmac_key_error.2171283553 Sep 24 09:02:12 PM UTC 24 Sep 24 09:02:24 PM UTC 24 4508777211 ps
T606 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/25.kmac_stress_all.3286594107 Sep 24 08:37:36 PM UTC 24 Sep 24 09:02:26 PM UTC 24 125125067417 ps
T607 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/4.kmac_long_msg_and_output.2370226192 Sep 24 08:05:03 PM UTC 24 Sep 24 09:02:28 PM UTC 24 153858514023 ps
T608 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/44.kmac_error.3463249651 Sep 24 09:01:43 PM UTC 24 Sep 24 09:02:28 PM UTC 24 778676013 ps
T609 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/35.kmac_burst_write.617458864 Sep 24 08:49:19 PM UTC 24 Sep 24 09:02:28 PM UTC 24 78027708191 ps
T610 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/45.kmac_smoke.3486317015 Sep 24 09:02:21 PM UTC 24 Sep 24 09:02:34 PM UTC 24 2153673288 ps
T611 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/45.kmac_key_error.388680786 Sep 24 09:02:36 PM UTC 24 Sep 24 09:02:46 PM UTC 24 2122473462 ps
T612 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/41.kmac_sideload.362307198 Sep 24 08:57:41 PM UTC 24 Sep 24 09:02:49 PM UTC 24 9646958993 ps
T613 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/29.kmac_stress_all.2916178595 Sep 24 08:42:18 PM UTC 24 Sep 24 09:02:49 PM UTC 24 74307986822 ps
T614 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/45.kmac_lc_escalation.3740674951 Sep 24 09:02:47 PM UTC 24 Sep 24 09:02:50 PM UTC 24 249520000 ps
T615 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/45.kmac_alert_test.1258085004 Sep 24 09:02:50 PM UTC 24 Sep 24 09:02:52 PM UTC 24 15937370 ps
T616 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/43.kmac_error.3600999106 Sep 24 09:00:57 PM UTC 24 Sep 24 09:03:07 PM UTC 24 2671367578 ps
T617 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/33.kmac_burst_write.856525684 Sep 24 08:46:34 PM UTC 24 Sep 24 09:03:16 PM UTC 24 25165423473 ps
T618 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/46.kmac_smoke.1291923106 Sep 24 09:02:51 PM UTC 24 Sep 24 09:03:41 PM UTC 24 2692918662 ps
T619 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/40.kmac_entropy_refresh.3585091688 Sep 24 08:55:43 PM UTC 24 Sep 24 09:03:43 PM UTC 24 25246288531 ps
T620 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/45.kmac_entropy_refresh.501634945 Sep 24 09:02:28 PM UTC 24 Sep 24 09:04:26 PM UTC 24 16712745208 ps
T621 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/8.kmac_long_msg_and_output.1306402709 Sep 24 08:11:31 PM UTC 24 Sep 24 09:04:32 PM UTC 24 467817664597 ps
T622 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/45.kmac_error.1166098327 Sep 24 09:02:28 PM UTC 24 Sep 24 09:04:52 PM UTC 24 89868272307 ps
T623 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/46.kmac_key_error.2406337397 Sep 24 09:04:34 PM UTC 24 Sep 24 09:04:54 PM UTC 24 7400281618 ps
T624 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/46.kmac_lc_escalation.1734343751 Sep 24 09:04:53 PM UTC 24 Sep 24 09:04:56 PM UTC 24 46103784 ps
T625 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/46.kmac_alert_test.3813576767 Sep 24 09:04:57 PM UTC 24 Sep 24 09:04:59 PM UTC 24 16850705 ps
T626 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/46.kmac_sideload.3445498333 Sep 24 09:03:07 PM UTC 24 Sep 24 09:05:04 PM UTC 24 2486251913 ps
T627 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/22.kmac_long_msg_and_output.2432727792 Sep 24 08:33:12 PM UTC 24 Sep 24 09:05:31 PM UTC 24 116592945406 ps
T628 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/47.kmac_smoke.2943444196 Sep 24 09:05:00 PM UTC 24 Sep 24 09:05:32 PM UTC 24 2490638885 ps
T629 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/46.kmac_app.1017503691 Sep 24 09:03:42 PM UTC 24 Sep 24 09:05:44 PM UTC 24 6626417798 ps
T630 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/43.kmac_app.190824196 Sep 24 09:00:45 PM UTC 24 Sep 24 09:06:03 PM UTC 24 32356521589 ps
T631 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/46.kmac_entropy_refresh.1657336437 Sep 24 09:03:43 PM UTC 24 Sep 24 09:06:18 PM UTC 24 7248644379 ps
T632 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/45.kmac_stress_all.1308305681 Sep 24 09:02:50 PM UTC 24 Sep 24 09:06:35 PM UTC 24 9399490909 ps
T633 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/47.kmac_key_error.2304203410 Sep 24 09:06:35 PM UTC 24 Sep 24 09:06:40 PM UTC 24 805749899 ps
T634 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/47.kmac_lc_escalation.685253190 Sep 24 09:06:41 PM UTC 24 Sep 24 09:06:44 PM UTC 24 170033259 ps
T635 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/37.kmac_stress_all.1498820083 Sep 24 08:52:22 PM UTC 24 Sep 24 09:06:49 PM UTC 24 87392049205 ps
T636 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/44.kmac_entropy_refresh.2099873731 Sep 24 09:01:39 PM UTC 24 Sep 24 09:06:51 PM UTC 24 22111950798 ps
T637 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/47.kmac_alert_test.3861203816 Sep 24 09:06:49 PM UTC 24 Sep 24 09:06:52 PM UTC 24 33318413 ps
T638 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/44.kmac_sideload.3724442425 Sep 24 09:01:32 PM UTC 24 Sep 24 09:06:54 PM UTC 24 4139886884 ps
T639 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/45.kmac_app.577322658 Sep 24 09:02:28 PM UTC 24 Sep 24 09:06:55 PM UTC 24 34521731726 ps
T640 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/48.kmac_smoke.474870342 Sep 24 09:06:51 PM UTC 24 Sep 24 09:07:06 PM UTC 24 209386504 ps
T641 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/41.kmac_error.1329832635 Sep 24 08:58:48 PM UTC 24 Sep 24 09:07:24 PM UTC 24 75309929477 ps
T642 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/47.kmac_sideload.2585998927 Sep 24 09:05:32 PM UTC 24 Sep 24 09:07:42 PM UTC 24 6596000252 ps
T643 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/43.kmac_entropy_refresh.463787984 Sep 24 09:00:53 PM UTC 24 Sep 24 09:08:00 PM UTC 24 126377246724 ps
T644 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/33.kmac_long_msg_and_output.2226642720 Sep 24 08:46:28 PM UTC 24 Sep 24 09:08:00 PM UTC 24 41948660308 ps
T645 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/48.kmac_lc_escalation.3140650128 Sep 24 09:08:01 PM UTC 24 Sep 24 09:08:04 PM UTC 24 85416056 ps
T646 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/45.kmac_burst_write.3034244168 Sep 24 09:02:27 PM UTC 24 Sep 24 09:08:07 PM UTC 24 11682310717 ps
T647 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/48.kmac_key_error.1144232568 Sep 24 09:08:01 PM UTC 24 Sep 24 09:08:09 PM UTC 24 630241339 ps
T648 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/47.kmac_entropy_refresh.1995134569 Sep 24 09:06:04 PM UTC 24 Sep 24 09:08:09 PM UTC 24 5511826820 ps
T649 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/48.kmac_alert_test.4068830127 Sep 24 09:08:07 PM UTC 24 Sep 24 09:08:10 PM UTC 24 20186155 ps
T650 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/49.kmac_smoke.2400251006 Sep 24 09:08:10 PM UTC 24 Sep 24 09:08:13 PM UTC 24 196282540 ps
T651 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/48.kmac_app.1702567561 Sep 24 09:07:07 PM UTC 24 Sep 24 09:08:35 PM UTC 24 4193975014 ps
T652 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/45.kmac_sideload.1921146009 Sep 24 09:02:25 PM UTC 24 Sep 24 09:08:35 PM UTC 24 12134721824 ps
T653 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/49.kmac_app.3839375975 Sep 24 09:08:36 PM UTC 24 Sep 24 09:08:47 PM UTC 24 1563647178 ps
T654 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/31.kmac_long_msg_and_output.2945880164 Sep 24 08:43:47 PM UTC 24 Sep 24 09:09:08 PM UTC 24 43265064311 ps
T655 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/31.kmac_stress_all.3952796596 Sep 24 08:44:50 PM UTC 24 Sep 24 09:09:08 PM UTC 24 197219736974 ps
T656 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/49.kmac_lc_escalation.189156785 Sep 24 09:09:09 PM UTC 24 Sep 24 09:09:13 PM UTC 24 45390445 ps
T657 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/43.kmac_sideload.2815599451 Sep 24 09:00:26 PM UTC 24 Sep 24 09:09:13 PM UTC 24 55660788420 ps
T658 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/49.kmac_sideload.3903681867 Sep 24 09:08:11 PM UTC 24 Sep 24 09:09:16 PM UTC 24 1266551276 ps
T659 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/49.kmac_key_error.546530911 Sep 24 09:09:08 PM UTC 24 Sep 24 09:09:17 PM UTC 24 2728985376 ps
T660 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/49.kmac_alert_test.575348788 Sep 24 09:09:15 PM UTC 24 Sep 24 09:09:17 PM UTC 24 25312814 ps
T661 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/32.kmac_long_msg_and_output.475149048 Sep 24 08:44:58 PM UTC 24 Sep 24 09:09:29 PM UTC 24 266062934163 ps
T662 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/28.kmac_long_msg_and_output.2478404511 Sep 24 08:39:43 PM UTC 24 Sep 24 09:09:35 PM UTC 24 249753999589 ps
T663 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/20.kmac_long_msg_and_output.509686105 Sep 24 08:29:38 PM UTC 24 Sep 24 09:09:43 PM UTC 24 88763072425 ps
T664 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/40.kmac_burst_write.3099650890 Sep 24 08:55:23 PM UTC 24 Sep 24 09:09:58 PM UTC 24 8648319923 ps
T665 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/47.kmac_app.3775381822 Sep 24 09:05:45 PM UTC 24 Sep 24 09:10:24 PM UTC 24 32828183390 ps
T666 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/42.kmac_burst_write.2097036690 Sep 24 08:59:53 PM UTC 24 Sep 24 09:10:44 PM UTC 24 63762656980 ps
T667 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/12.kmac_long_msg_and_output.3136498397 Sep 24 08:16:54 PM UTC 24 Sep 24 09:10:46 PM UTC 24 322837787057 ps
T668 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/36.kmac_burst_write.1929476704 Sep 24 08:50:14 PM UTC 24 Sep 24 09:11:09 PM UTC 24 136928383803 ps
T669 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/49.kmac_entropy_refresh.3836956851 Sep 24 09:08:36 PM UTC 24 Sep 24 09:11:12 PM UTC 24 22006869209 ps
T670 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/49.kmac_error.3205087985 Sep 24 09:08:48 PM UTC 24 Sep 24 09:11:29 PM UTC 24 20620232072 ps
T671 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/48.kmac_error.3760581947 Sep 24 09:07:43 PM UTC 24 Sep 24 09:11:31 PM UTC 24 15367048522 ps
T672 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/46.kmac_error.3794396685 Sep 24 09:04:27 PM UTC 24 Sep 24 09:11:37 PM UTC 24 117285790106 ps
T673 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/48.kmac_sideload.2691483938 Sep 24 09:06:55 PM UTC 24 Sep 24 09:12:01 PM UTC 24 9981424426 ps
T674 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/48.kmac_entropy_refresh.3636442950 Sep 24 09:07:25 PM UTC 24 Sep 24 09:12:29 PM UTC 24 15725109047 ps
T675 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/44.kmac_burst_write.2497838690 Sep 24 09:01:32 PM UTC 24 Sep 24 09:12:32 PM UTC 24 22567370058 ps
T676 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/16.kmac_long_msg_and_output.555121671 Sep 24 08:22:50 PM UTC 24 Sep 24 09:12:49 PM UTC 24 28598139295 ps
T677 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/48.kmac_stress_all.1808896145 Sep 24 09:08:05 PM UTC 24 Sep 24 09:13:16 PM UTC 24 21958927445 ps
T678 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/34.kmac_stress_all.1074934994 Sep 24 08:48:39 PM UTC 24 Sep 24 09:13:30 PM UTC 24 208694881251 ps
T679 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/43.kmac_stress_all.683806568 Sep 24 09:01:19 PM UTC 24 Sep 24 09:13:38 PM UTC 24 25441005353 ps
T680 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/47.kmac_error.715019121 Sep 24 09:06:19 PM UTC 24 Sep 24 09:13:44 PM UTC 24 64380158801 ps
T681 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/17.kmac_long_msg_and_output.1859751366 Sep 24 08:23:57 PM UTC 24 Sep 24 09:14:22 PM UTC 24 130401531614 ps
T682 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/26.kmac_long_msg_and_output.1248316725 Sep 24 08:37:39 PM UTC 24 Sep 24 09:14:27 PM UTC 24 40925280163 ps
T683 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/49.kmac_burst_write.1323616467 Sep 24 09:08:14 PM UTC 24 Sep 24 09:15:18 PM UTC 24 61202848826 ps
T684 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/47.kmac_burst_write.3777083716 Sep 24 09:05:33 PM UTC 24 Sep 24 09:16:06 PM UTC 24 78951820590 ps
T685 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/41.kmac_stress_all.2133435856 Sep 24 08:59:16 PM UTC 24 Sep 24 09:16:07 PM UTC 24 12842545433 ps
T686 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/46.kmac_burst_write.1500022522 Sep 24 09:03:17 PM UTC 24 Sep 24 09:17:20 PM UTC 24 104829487417 ps
T687 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/48.kmac_burst_write.1345859959 Sep 24 09:06:56 PM UTC 24 Sep 24 09:17:38 PM UTC 24 6773897444 ps
T688 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/35.kmac_stress_all.41178708 Sep 24 08:49:45 PM UTC 24 Sep 24 09:18:20 PM UTC 24 210656420357 ps
T689 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/14.kmac_long_msg_and_output.1311034073 Sep 24 08:19:33 PM UTC 24 Sep 24 09:18:25 PM UTC 24 340538121987 ps
T690 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/34.kmac_long_msg_and_output.3165643783 Sep 24 08:47:38 PM UTC 24 Sep 24 09:18:52 PM UTC 24 51715833505 ps
T691 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/45.kmac_long_msg_and_output.1112452575 Sep 24 09:02:23 PM UTC 24 Sep 24 09:19:29 PM UTC 24 44747197978 ps
T692 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/47.kmac_stress_all.1119957776 Sep 24 09:06:45 PM UTC 24 Sep 24 09:19:32 PM UTC 24 29055012424 ps
T693 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/46.kmac_stress_all.4118628878 Sep 24 09:04:55 PM UTC 24 Sep 24 09:19:46 PM UTC 24 27323796485 ps
T694 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/42.kmac_stress_all.3855905357 Sep 24 09:00:21 PM UTC 24 Sep 24 09:20:26 PM UTC 24 178367413151 ps
T695 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/9.kmac_long_msg_and_output.446511220 Sep 24 08:12:43 PM UTC 24 Sep 24 09:22:17 PM UTC 24 89904225708 ps
T696 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/49.kmac_stress_all.2375155384 Sep 24 09:09:15 PM UTC 24 Sep 24 09:22:20 PM UTC 24 52314913682 ps
T697 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/29.kmac_long_msg_and_output.2013592952 Sep 24 08:41:13 PM UTC 24 Sep 24 09:22:43 PM UTC 24 77081778432 ps
T698 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/13.kmac_long_msg_and_output.1673477025 Sep 24 08:18:19 PM UTC 24 Sep 24 09:24:24 PM UTC 24 594305458134 ps
T699 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/44.kmac_stress_all.1005606934 Sep 24 09:02:16 PM UTC 24 Sep 24 09:26:11 PM UTC 24 76291617455 ps
T700 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/36.kmac_stress_all.3786888183 Sep 24 08:50:59 PM UTC 24 Sep 24 09:27:04 PM UTC 24 22046062872 ps
T701 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/39.kmac_long_msg_and_output.2038199738 Sep 24 08:53:42 PM UTC 24 Sep 24 09:27:29 PM UTC 24 32590568107 ps
T702 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/33.kmac_stress_all.845820628 Sep 24 08:47:10 PM UTC 24 Sep 24 09:31:04 PM UTC 24 270225273128 ps
T703 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/30.kmac_long_msg_and_output.3447214908 Sep 24 08:42:24 PM UTC 24 Sep 24 09:32:37 PM UTC 24 88236372831 ps
T704 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/32.kmac_stress_all.2076686291 Sep 24 08:46:25 PM UTC 24 Sep 24 09:32:51 PM UTC 24 213258186823 ps
T705 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/40.kmac_stress_all.292506014 Sep 24 08:56:13 PM UTC 24 Sep 24 09:34:48 PM UTC 24 148091343712 ps
T706 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/27.kmac_long_msg_and_output.4213379741 Sep 24 08:38:58 PM UTC 24 Sep 24 09:35:20 PM UTC 24 99613937478 ps
T707 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/19.kmac_long_msg_and_output.4182753919 Sep 24 08:28:06 PM UTC 24 Sep 24 09:36:13 PM UTC 24 109861665055 ps
T708 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/49.kmac_long_msg_and_output.1837375847 Sep 24 09:08:11 PM UTC 24 Sep 24 09:37:21 PM UTC 24 92776796739 ps
T709 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/23.kmac_long_msg_and_output.2160678793 Sep 24 08:34:22 PM UTC 24 Sep 24 09:39:41 PM UTC 24 230177522280 ps
T710 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/47.kmac_long_msg_and_output.1104553887 Sep 24 09:05:05 PM UTC 24 Sep 24 09:42:36 PM UTC 24 215101577646 ps
T711 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/46.kmac_long_msg_and_output.714994164 Sep 24 09:02:53 PM UTC 24 Sep 24 09:44:51 PM UTC 24 47535219964 ps
T712 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/44.kmac_long_msg_and_output.2686759019 Sep 24 09:01:32 PM UTC 24 Sep 24 09:45:58 PM UTC 24 127285866616 ps
T713 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/48.kmac_long_msg_and_output.3981931481 Sep 24 09:06:52 PM UTC 24 Sep 24 09:58:52 PM UTC 24 69009008831 ps
T714 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/41.kmac_long_msg_and_output.2723867597 Sep 24 08:57:19 PM UTC 24 Sep 24 09:59:11 PM UTC 24 684008480329 ps
T715 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/37.kmac_long_msg_and_output.134316552 Sep 24 08:51:03 PM UTC 24 Sep 24 10:01:17 PM UTC 24 1836745974351 ps
T716 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/38.kmac_long_msg_and_output.1223998582 Sep 24 08:52:30 PM UTC 24 Sep 24 10:04:13 PM UTC 24 369526424361 ps
T717 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/40.kmac_long_msg_and_output.3012368724 Sep 24 08:55:03 PM UTC 24 Sep 24 10:05:57 PM UTC 24 448682180790 ps
T718 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/42.kmac_long_msg_and_output.3559519478 Sep 24 08:59:21 PM UTC 24 Sep 24 10:08:48 PM UTC 24 83854042463 ps
T719 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/default/43.kmac_long_msg_and_output.843804249 Sep 24 09:00:26 PM UTC 24 Sep 24 10:09:24 PM UTC 24 109035069702 ps
T720 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/0.kmac_mem_walk.1495392342 Sep 24 09:09:18 PM UTC 24 Sep 24 09:09:20 PM UTC 24 26495326 ps
T90 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/0.kmac_shadow_reg_errors.1440797000 Sep 24 09:09:18 PM UTC 24 Sep 24 09:09:20 PM UTC 24 71299310 ps
T91 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/0.kmac_shadow_reg_errors_with_csr_rw.2909283921 Sep 24 09:09:18 PM UTC 24 Sep 24 09:09:23 PM UTC 24 882878005 ps
T128 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/0.kmac_mem_partial_access.1336417665 Sep 24 09:09:21 PM UTC 24 Sep 24 09:09:24 PM UTC 24 52105061 ps
T111 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/0.kmac_intr_test.2585075449 Sep 24 09:09:25 PM UTC 24 Sep 24 09:09:27 PM UTC 24 32664567 ps
T114 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/0.kmac_tl_errors.1155522642 Sep 24 09:09:21 PM UTC 24 Sep 24 09:09:28 PM UTC 24 251208160 ps
T108 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/0.kmac_tl_intg_err.199861378 Sep 24 09:09:24 PM UTC 24 Sep 24 09:09:30 PM UTC 24 208870374 ps
T181 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/0.kmac_csr_rw.2232125793 Sep 24 09:09:28 PM UTC 24 Sep 24 09:09:32 PM UTC 24 74047769 ps
T112 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/0.kmac_csr_hw_reset.1717044408 Sep 24 09:09:28 PM UTC 24 Sep 24 09:09:32 PM UTC 24 18570593 ps
T115 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/0.kmac_csr_mem_rw_with_rand_reset.1310091615 Sep 24 09:09:33 PM UTC 24 Sep 24 09:09:36 PM UTC 24 174292533 ps
T721 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/0.kmac_same_csr_outstanding.393593769 Sep 24 09:09:33 PM UTC 24 Sep 24 09:09:37 PM UTC 24 97626395 ps
T92 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/1.kmac_shadow_reg_errors.1617811103 Sep 24 09:09:36 PM UTC 24 Sep 24 09:09:39 PM UTC 24 163467712 ps
T93 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/1.kmac_shadow_reg_errors_with_csr_rw.2831564985 Sep 24 09:09:37 PM UTC 24 Sep 24 09:09:40 PM UTC 24 107590963 ps
T722 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/1.kmac_mem_walk.1156832238 Sep 24 09:09:38 PM UTC 24 Sep 24 09:09:40 PM UTC 24 14638412 ps
T129 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/1.kmac_mem_partial_access.3802096787 Sep 24 09:09:40 PM UTC 24 Sep 24 09:09:43 PM UTC 24 63412709 ps
T116 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/1.kmac_tl_errors.404747496 Sep 24 09:09:41 PM UTC 24 Sep 24 09:09:45 PM UTC 24 1284165095 ps
T109 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/1.kmac_tl_intg_err.2622059883 Sep 24 09:09:41 PM UTC 24 Sep 24 09:09:47 PM UTC 24 357285523 ps
T113 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/1.kmac_intr_test.2364371447 Sep 24 09:09:44 PM UTC 24 Sep 24 09:09:47 PM UTC 24 48310974 ps
T143 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/0.kmac_csr_aliasing.2670308207 Sep 24 09:09:30 PM UTC 24 Sep 24 09:09:47 PM UTC 24 2152767108 ps
T723 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/0.kmac_csr_bit_bash.2896214887 Sep 24 09:09:29 PM UTC 24 Sep 24 09:09:47 PM UTC 24 2314425862 ps
T144 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/1.kmac_csr_hw_reset.3491097057 Sep 24 09:09:44 PM UTC 24 Sep 24 09:09:47 PM UTC 24 55810769 ps
T724 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/1.kmac_csr_rw.536115366 Sep 24 09:09:46 PM UTC 24 Sep 24 09:09:49 PM UTC 24 82572619 ps
T725 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/1.kmac_same_csr_outstanding.795071446 Sep 24 09:09:48 PM UTC 24 Sep 24 09:09:51 PM UTC 24 146587868 ps
T95 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/2.kmac_shadow_reg_errors.2925061939 Sep 24 09:09:49 PM UTC 24 Sep 24 09:09:52 PM UTC 24 410946566 ps
T117 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/1.kmac_csr_mem_rw_with_rand_reset.1694715518 Sep 24 09:09:49 PM UTC 24 Sep 24 09:09:54 PM UTC 24 175016768 ps
T726 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/2.kmac_mem_walk.2889224028 Sep 24 09:09:52 PM UTC 24 Sep 24 09:09:54 PM UTC 24 34671582 ps
T94 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/2.kmac_shadow_reg_errors_with_csr_rw.2963042022 Sep 24 09:09:51 PM UTC 24 Sep 24 09:09:54 PM UTC 24 159601223 ps
T130 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/2.kmac_mem_partial_access.1529316787 Sep 24 09:09:53 PM UTC 24 Sep 24 09:09:56 PM UTC 24 19024936 ps
T145 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/1.kmac_csr_aliasing.453196393 Sep 24 09:09:48 PM UTC 24 Sep 24 09:09:56 PM UTC 24 263176817 ps
T163 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/2.kmac_intr_test.35670236 Sep 24 09:09:55 PM UTC 24 Sep 24 09:09:57 PM UTC 24 40371016 ps
T118 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/2.kmac_tl_errors.2576401636 Sep 24 09:09:55 PM UTC 24 Sep 24 09:09:59 PM UTC 24 186978545 ps
T146 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/2.kmac_csr_hw_reset.4133562366 Sep 24 09:09:56 PM UTC 24 Sep 24 09:09:59 PM UTC 24 128189821 ps
T727 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/2.kmac_csr_rw.3168040820 Sep 24 09:09:58 PM UTC 24 Sep 24 09:10:00 PM UTC 24 81344263 ps
T728 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/1.kmac_csr_bit_bash.2770304091 Sep 24 09:09:48 PM UTC 24 Sep 24 09:10:00 PM UTC 24 524703334 ps
T110 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/2.kmac_tl_intg_err.2115829251 Sep 24 09:09:55 PM UTC 24 Sep 24 09:10:03 PM UTC 24 196503072 ps
T729 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/2.kmac_csr_mem_rw_with_rand_reset.2898746493 Sep 24 09:10:00 PM UTC 24 Sep 24 09:10:03 PM UTC 24 27833839 ps
T96 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/3.kmac_shadow_reg_errors.2937963218 Sep 24 09:10:01 PM UTC 24 Sep 24 09:10:04 PM UTC 24 56289701 ps
T730 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/2.kmac_same_csr_outstanding.2546616944 Sep 24 09:10:00 PM UTC 24 Sep 24 09:10:05 PM UTC 24 121336111 ps
T731 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/3.kmac_mem_walk.1823251834 Sep 24 09:10:03 PM UTC 24 Sep 24 09:10:05 PM UTC 24 27458022 ps
T107 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/3.kmac_shadow_reg_errors_with_csr_rw.1095847756 Sep 24 09:10:01 PM UTC 24 Sep 24 09:10:05 PM UTC 24 110980638 ps
T131 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/3.kmac_mem_partial_access.244505958 Sep 24 09:10:04 PM UTC 24 Sep 24 09:10:07 PM UTC 24 58811070 ps
T164 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/3.kmac_intr_test.519462047 Sep 24 09:10:07 PM UTC 24 Sep 24 09:10:09 PM UTC 24 41744731 ps
T732 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/2.kmac_csr_aliasing.1844505829 Sep 24 09:10:00 PM UTC 24 Sep 24 09:10:09 PM UTC 24 133717529 ps
T733 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/3.kmac_csr_hw_reset.3416225749 Sep 24 09:10:07 PM UTC 24 Sep 24 09:10:09 PM UTC 24 142712358 ps
T734 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/3.kmac_csr_rw.1208753791 Sep 24 09:10:08 PM UTC 24 Sep 24 09:10:10 PM UTC 24 19367298 ps
T735 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/3.kmac_tl_errors.2485865591 Sep 24 09:10:05 PM UTC 24 Sep 24 09:10:12 PM UTC 24 146479459 ps
T736 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/2.kmac_csr_bit_bash.1803412726 Sep 24 09:09:59 PM UTC 24 Sep 24 09:10:12 PM UTC 24 601095821 ps
T171 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/3.kmac_tl_intg_err.1311197485 Sep 24 09:10:05 PM UTC 24 Sep 24 09:10:13 PM UTC 24 373867401 ps
T737 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/3.kmac_same_csr_outstanding.2658461697 Sep 24 09:10:10 PM UTC 24 Sep 24 09:10:14 PM UTC 24 54126293 ps
T97 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/4.kmac_shadow_reg_errors.779021497 Sep 24 09:10:12 PM UTC 24 Sep 24 09:10:15 PM UTC 24 36558336 ps
T738 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/4.kmac_mem_walk.416400905 Sep 24 09:10:13 PM UTC 24 Sep 24 09:10:16 PM UTC 24 18214137 ps
T739 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/3.kmac_csr_mem_rw_with_rand_reset.412753995 Sep 24 09:10:11 PM UTC 24 Sep 24 09:10:16 PM UTC 24 83596778 ps
T132 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/4.kmac_mem_partial_access.3242997967 Sep 24 09:10:15 PM UTC 24 Sep 24 09:10:18 PM UTC 24 501093056 ps
T100 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/4.kmac_shadow_reg_errors_with_csr_rw.322093623 Sep 24 09:10:13 PM UTC 24 Sep 24 09:10:18 PM UTC 24 96777217 ps
T165 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/4.kmac_intr_test.414458431 Sep 24 09:10:17 PM UTC 24 Sep 24 09:10:19 PM UTC 24 38659071 ps
T740 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/3.kmac_csr_aliasing.426981681 Sep 24 09:10:10 PM UTC 24 Sep 24 09:10:22 PM UTC 24 139740012 ps
T741 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/4.kmac_csr_rw.4272032528 Sep 24 09:10:19 PM UTC 24 Sep 24 09:10:22 PM UTC 24 28326408 ps
T742 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/4.kmac_csr_hw_reset.1949344939 Sep 24 09:10:19 PM UTC 24 Sep 24 09:10:22 PM UTC 24 29411244 ps
T174 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/4.kmac_tl_intg_err.2918575377 Sep 24 09:10:17 PM UTC 24 Sep 24 09:10:22 PM UTC 24 224786299 ps
T743 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/4.kmac_tl_errors.3757559142 Sep 24 09:10:16 PM UTC 24 Sep 24 09:10:23 PM UTC 24 486678400 ps
T744 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/4.kmac_same_csr_outstanding.9186009 Sep 24 09:10:23 PM UTC 24 Sep 24 09:10:26 PM UTC 24 223459872 ps
T745 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/5.kmac_shadow_reg_errors.739004701 Sep 24 09:10:24 PM UTC 24 Sep 24 09:10:27 PM UTC 24 98441556 ps
T746 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/4.kmac_csr_mem_rw_with_rand_reset.209179460 Sep 24 09:10:23 PM UTC 24 Sep 24 09:10:28 PM UTC 24 153999272 ps
T747 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/5.kmac_shadow_reg_errors_with_csr_rw.2906647013 Sep 24 09:10:24 PM UTC 24 Sep 24 09:10:29 PM UTC 24 103627699 ps
T748 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/5.kmac_intr_test.3649558399 Sep 24 09:10:28 PM UTC 24 Sep 24 09:10:31 PM UTC 24 49897833 ps
T749 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/5.kmac_tl_errors.1984071047 Sep 24 09:10:26 PM UTC 24 Sep 24 09:10:31 PM UTC 24 93843016 ps
T750 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/5.kmac_csr_rw.3229269149 Sep 24 09:10:28 PM UTC 24 Sep 24 09:10:31 PM UTC 24 106765132 ps
T99 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/6.kmac_shadow_reg_errors.3270425646 Sep 24 09:10:32 PM UTC 24 Sep 24 09:10:35 PM UTC 24 67252168 ps
T751 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/5.kmac_same_csr_outstanding.175774537 Sep 24 09:10:30 PM UTC 24 Sep 24 09:10:35 PM UTC 24 43326999 ps
T752 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/6.kmac_shadow_reg_errors_with_csr_rw.3838046383 Sep 24 09:10:32 PM UTC 24 Sep 24 09:10:35 PM UTC 24 28405476 ps
T753 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/5.kmac_tl_intg_err.1440519728 Sep 24 09:10:27 PM UTC 24 Sep 24 09:10:36 PM UTC 24 430296007 ps
T754 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/5.kmac_csr_mem_rw_with_rand_reset.2663665996 Sep 24 09:10:32 PM UTC 24 Sep 24 09:10:37 PM UTC 24 78573431 ps
T755 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/4.kmac_csr_aliasing.2506668152 Sep 24 09:10:22 PM UTC 24 Sep 24 09:10:38 PM UTC 24 484793477 ps
T756 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/6.kmac_intr_test.2434419264 Sep 24 09:10:36 PM UTC 24 Sep 24 09:10:38 PM UTC 24 19092130 ps
T757 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/6.kmac_csr_rw.3128071332 Sep 24 09:10:37 PM UTC 24 Sep 24 09:10:40 PM UTC 24 44374754 ps
T758 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/6.kmac_tl_errors.1022898942 Sep 24 09:10:36 PM UTC 24 Sep 24 09:10:41 PM UTC 24 289782940 ps
T759 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/3.kmac_csr_bit_bash.1330198476 Sep 24 09:10:10 PM UTC 24 Sep 24 09:10:41 PM UTC 24 1498723241 ps
T760 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/6.kmac_same_csr_outstanding.1858449367 Sep 24 09:10:38 PM UTC 24 Sep 24 09:10:42 PM UTC 24 27185932 ps
T172 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/6.kmac_tl_intg_err.2075700343 Sep 24 09:10:36 PM UTC 24 Sep 24 09:10:42 PM UTC 24 124979848 ps
T761 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/7.kmac_shadow_reg_errors.2941456096 Sep 24 09:10:39 PM UTC 24 Sep 24 09:10:42 PM UTC 24 28666644 ps
T762 /workspaces/repo/scratch/os_regression_2024_09_23/kmac_unmasked-sim-vcs/coverage/cover_reg_top/6.kmac_csr_mem_rw_with_rand_reset.1442479496 Sep 24 09:10:38 PM UTC 24 Sep 24 09:10:42 PM UTC 24 125992901 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%