Unified Coverage Report :: Group :: cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=2}

Group : cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=2}

SCORE	WEIGHT	GOAL	AT LEAST	AUTO BIN MAX	PRINT MISSING
100.00	1	100	1	64	64

Source File(s) :
/workspaces/repo/scratch/os_regression_2024_10_11/kmac_unmasked-sim-vcs/default/sim-vcs/../src/lowrisc_dv_cip_lib_0/cip_base_env_cov.sv

---

Summary for Group cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=2}

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
Variables	7	0	7	100.00
Crosses	12	0	12	100.00

Variables for Group cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=2}

VARIABLE	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	AUTO BIN MAX	COMMENT
cp_intr_pin	3	0	3	100.00	100	1	1	0
cp_intr_pin_value	4	0	4	100.00	100	1	1	0

Crosses for Group cip_base_pkg::intr_pins_cg::SHAPE{(num_interrupts - 1)=2}

CROSS	EXPECTED	UNCOVERED	COVERED	PERCENT	GOAL	WEIGHT	AT LEAST	PRINT MISSING	COMMENT
cp_intr_pins_all_values	12	0	12	100.00	100	1	1	0

Summary for Variable cp_intr_pin

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	3	0	3	100.00

User Defined Bins for cp_intr_pin

Bins

NAME	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
all_pins[0]	15111589	1			T1	1		T2	87		T3	88
all_pins[1]	15111589	1			T1	1		T2	87		T3	88
all_pins[2]	15111589	1			T1	1		T2	87		T3	88

---

Summary for Variable cp_intr_pin_value

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT
User Defined Bins	4	0	4	100.00

User Defined Bins for cp_intr_pin_value

Bins

NAME	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
values[0x0]	44953503	1			T1	3		T2	257		T3	263
values[0x1]	381264	1			T2	4		T3	1		T14	6
transitions[0x0=>0x1]	379314	1			T2	4		T3	1		T14	6
transitions[0x1=>0x0]	379371	1			T2	4		T3	1		T14	6

---

Summary for Cross cp_intr_pins_all_values

Samples crossed: cp_intr_pin cp_intr_pin_value

CATEGORY	EXPECTED	UNCOVERED	COVERED	PERCENT	MISSING
Automatically Generated Cross Bins	12	0	12	100.00

Automatically Generated Cross Bins for cp_intr_pins_all_values

Bins

cp_intr_pin	cp_intr_pin_value	COUNT	AT LEAST	STATUS		TEST	COUNT		TEST	COUNT		TEST	COUNT
all_pins[0]	values[0x0]	15041146	1			T1	1		T2	83		T3	87
all_pins[0]	values[0x1]	70443	1			T2	4		T3	1		T14	6
all_pins[0]	transitions[0x0=>0x1]	70430	1			T2	4		T3	1		T14	6
all_pins[0]	transitions[0x1=>0x0]	78	1			T169	7		T170	9		T171	3
all_pins[1]	values[0x0]	15111498	1			T1	1		T2	87		T3	88
all_pins[1]	values[0x1]	91	1			T169	7		T170	9		T171	3
all_pins[1]	transitions[0x0=>0x1]	73	1			T169	7		T170	9		T171	3
all_pins[1]	transitions[0x1=>0x0]	310712	1			T15	1		T18	436		T26	1
all_pins[2]	values[0x0]	14800859	1			T1	1		T2	87		T3	88
all_pins[2]	values[0x1]	310730	1			T15	1		T18	436		T26	1
all_pins[2]	transitions[0x0=>0x1]	308811	1			T18	434		T55	15		T40	9885
all_pins[2]	transitions[0x1=>0x0]	68581	1			T2	4		T3	1		T14	6