Go back

 LINE       1290
 EXPRESSION (addr_hit[30] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T90,T92,T93
1	0	1	Covered	T66,T90,T91
1	1	0	Covered	T106,T116,T148
1	1	1	Covered	T1,T2,T3

 LINE       1291
 EXPRESSION (addr_hit[31] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T90,T92,T93
1	0	1	Covered	T66,T90,T91
1	1	0	Covered	T106,T115,T156
1	1	1	Covered	T1,T2,T3

 LINE       1292
 EXPRESSION (addr_hit[32] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T90,T92,T93
1	0	1	Covered	T66,T90,T91
1	1	0	Covered	T141,T148,T144
1	1	1	Covered	T1,T2,T3

 LINE       1293
 EXPRESSION (addr_hit[33] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T90,T92,T93
1	0	1	Covered	T66,T90,T91
1	1	0	Covered	T140
1	1	1	Covered	T1,T2,T3

 LINE       1294
 EXPRESSION (addr_hit[34] & reg_re & ((!reg_error)))
             ------1-----   ---2--   -------3------

-1-	-2-	-3-	Status	Tests
0	1	1	Covered	T90,T92,T93
1	0	1	Covered	T66,T90,T91
1	1	0	Not Covered
1	1	1	Covered	T1,T2,T3