Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.21 97.92 95.75 93.40 100.00 98.52 98.76 96.11


Total test records in report: 1002
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html
T809 /workspace/coverage/default/38.lc_ctrl_errors.88574328 Aug 17 06:33:10 PM PDT 24 Aug 17 06:33:23 PM PDT 24 583771227 ps
T810 /workspace/coverage/default/23.lc_ctrl_sec_mubi.1339733873 Aug 17 06:32:46 PM PDT 24 Aug 17 06:33:05 PM PDT 24 537682627 ps
T811 /workspace/coverage/default/0.lc_ctrl_jtag_access.2711514703 Aug 17 06:31:34 PM PDT 24 Aug 17 06:31:53 PM PDT 24 4065343209 ps
T812 /workspace/coverage/default/46.lc_ctrl_sec_mubi.1692798797 Aug 17 06:33:09 PM PDT 24 Aug 17 06:33:26 PM PDT 24 614994512 ps
T813 /workspace/coverage/default/14.lc_ctrl_alert_test.3943369018 Aug 17 06:32:20 PM PDT 24 Aug 17 06:32:21 PM PDT 24 24957291 ps
T814 /workspace/coverage/default/11.lc_ctrl_stress_all.3175883668 Aug 17 06:32:17 PM PDT 24 Aug 17 06:33:50 PM PDT 24 14142053069 ps
T815 /workspace/coverage/default/42.lc_ctrl_volatile_unlock_smoke.3472726376 Aug 17 06:33:13 PM PDT 24 Aug 17 06:33:14 PM PDT 24 43374017 ps
T816 /workspace/coverage/default/41.lc_ctrl_sec_token_mux.3074932792 Aug 17 06:33:16 PM PDT 24 Aug 17 06:33:26 PM PDT 24 1935447734 ps
T817 /workspace/coverage/default/5.lc_ctrl_prog_failure.4221780889 Aug 17 06:31:58 PM PDT 24 Aug 17 06:32:00 PM PDT 24 40734016 ps
T818 /workspace/coverage/default/34.lc_ctrl_prog_failure.3209579232 Aug 17 06:33:04 PM PDT 24 Aug 17 06:33:07 PM PDT 24 172382478 ps
T819 /workspace/coverage/default/12.lc_ctrl_smoke.2847727525 Aug 17 06:32:19 PM PDT 24 Aug 17 06:32:21 PM PDT 24 172531790 ps
T820 /workspace/coverage/default/40.lc_ctrl_jtag_access.1394734001 Aug 17 06:33:16 PM PDT 24 Aug 17 06:33:24 PM PDT 24 647947966 ps
T821 /workspace/coverage/default/42.lc_ctrl_errors.487345927 Aug 17 06:33:10 PM PDT 24 Aug 17 06:33:24 PM PDT 24 283204799 ps
T822 /workspace/coverage/default/33.lc_ctrl_sec_mubi.4058080434 Aug 17 06:33:06 PM PDT 24 Aug 17 06:33:17 PM PDT 24 207948753 ps
T823 /workspace/coverage/default/11.lc_ctrl_state_failure.2129309668 Aug 17 06:32:23 PM PDT 24 Aug 17 06:32:49 PM PDT 24 1218752116 ps
T824 /workspace/coverage/default/18.lc_ctrl_errors.3882895266 Aug 17 06:32:38 PM PDT 24 Aug 17 06:32:48 PM PDT 24 603326411 ps
T825 /workspace/coverage/default/3.lc_ctrl_volatile_unlock_smoke.140359272 Aug 17 06:31:51 PM PDT 24 Aug 17 06:31:53 PM PDT 24 71624638 ps
T826 /workspace/coverage/default/17.lc_ctrl_jtag_errors.2373304969 Aug 17 06:32:34 PM PDT 24 Aug 17 06:33:00 PM PDT 24 1361603377 ps
T827 /workspace/coverage/default/12.lc_ctrl_security_escalation.178928271 Aug 17 06:32:17 PM PDT 24 Aug 17 06:32:31 PM PDT 24 1447370604 ps
T828 /workspace/coverage/default/39.lc_ctrl_stress_all.1986514172 Aug 17 06:33:17 PM PDT 24 Aug 17 06:33:42 PM PDT 24 16345549025 ps
T829 /workspace/coverage/default/21.lc_ctrl_sec_token_mux.4195462341 Aug 17 06:32:40 PM PDT 24 Aug 17 06:32:51 PM PDT 24 315556571 ps
T830 /workspace/coverage/default/13.lc_ctrl_sec_token_digest.1619230400 Aug 17 06:32:19 PM PDT 24 Aug 17 06:32:31 PM PDT 24 1129547848 ps
T831 /workspace/coverage/default/6.lc_ctrl_jtag_prog_failure.2126714823 Aug 17 06:31:57 PM PDT 24 Aug 17 06:32:03 PM PDT 24 277403773 ps
T832 /workspace/coverage/default/18.lc_ctrl_security_escalation.3301908198 Aug 17 06:32:21 PM PDT 24 Aug 17 06:32:34 PM PDT 24 338314199 ps
T833 /workspace/coverage/default/29.lc_ctrl_volatile_unlock_smoke.3539947568 Aug 17 06:32:55 PM PDT 24 Aug 17 06:32:56 PM PDT 24 20088476 ps
T834 /workspace/coverage/default/16.lc_ctrl_sec_token_digest.896671729 Aug 17 06:32:22 PM PDT 24 Aug 17 06:32:29 PM PDT 24 442356573 ps
T835 /workspace/coverage/default/45.lc_ctrl_stress_all.2270426095 Aug 17 06:33:10 PM PDT 24 Aug 17 06:40:06 PM PDT 24 103109045604 ps
T836 /workspace/coverage/default/6.lc_ctrl_claim_transition_if.648407024 Aug 17 06:31:57 PM PDT 24 Aug 17 06:31:58 PM PDT 24 63449238 ps
T837 /workspace/coverage/default/2.lc_ctrl_jtag_prog_failure.1605742724 Aug 17 06:32:03 PM PDT 24 Aug 17 06:32:12 PM PDT 24 2548784646 ps
T838 /workspace/coverage/default/30.lc_ctrl_sec_token_mux.1161512915 Aug 17 06:32:54 PM PDT 24 Aug 17 06:33:01 PM PDT 24 1089597677 ps
T839 /workspace/coverage/default/14.lc_ctrl_state_post_trans.2538939745 Aug 17 06:32:26 PM PDT 24 Aug 17 06:32:34 PM PDT 24 147240817 ps
T840 /workspace/coverage/default/46.lc_ctrl_smoke.3137357782 Aug 17 06:33:13 PM PDT 24 Aug 17 06:33:22 PM PDT 24 297563151 ps
T841 /workspace/coverage/default/39.lc_ctrl_sec_token_digest.513913002 Aug 17 06:33:12 PM PDT 24 Aug 17 06:33:34 PM PDT 24 1248461471 ps
T842 /workspace/coverage/default/13.lc_ctrl_prog_failure.3881099078 Aug 17 06:32:19 PM PDT 24 Aug 17 06:32:21 PM PDT 24 53627375 ps
T843 /workspace/coverage/default/2.lc_ctrl_state_failure.293908068 Aug 17 06:31:26 PM PDT 24 Aug 17 06:31:44 PM PDT 24 195371953 ps
T844 /workspace/coverage/default/37.lc_ctrl_security_escalation.1983540941 Aug 17 06:33:09 PM PDT 24 Aug 17 06:33:18 PM PDT 24 170426732 ps
T845 /workspace/coverage/default/49.lc_ctrl_security_escalation.1604789361 Aug 17 06:33:23 PM PDT 24 Aug 17 06:33:30 PM PDT 24 260129633 ps
T846 /workspace/coverage/default/22.lc_ctrl_sec_token_mux.991101396 Aug 17 06:32:22 PM PDT 24 Aug 17 06:32:30 PM PDT 24 587451635 ps
T847 /workspace/coverage/default/25.lc_ctrl_security_escalation.177758934 Aug 17 06:32:22 PM PDT 24 Aug 17 06:32:33 PM PDT 24 410666622 ps
T848 /workspace/coverage/default/29.lc_ctrl_jtag_access.4044367428 Aug 17 06:32:48 PM PDT 24 Aug 17 06:32:55 PM PDT 24 497906486 ps
T849 /workspace/coverage/default/11.lc_ctrl_state_post_trans.1320181163 Aug 17 06:32:09 PM PDT 24 Aug 17 06:32:18 PM PDT 24 167297150 ps
T850 /workspace/coverage/default/43.lc_ctrl_volatile_unlock_smoke.3385398994 Aug 17 06:33:13 PM PDT 24 Aug 17 06:33:15 PM PDT 24 21998825 ps
T137 /workspace/coverage/default/11.lc_ctrl_stress_all_with_rand_reset.2685398300 Aug 17 06:32:19 PM PDT 24 Aug 17 06:33:33 PM PDT 24 9519797654 ps
T851 /workspace/coverage/default/7.lc_ctrl_jtag_regwen_during_op.846478748 Aug 17 06:32:18 PM PDT 24 Aug 17 06:32:53 PM PDT 24 1345397991 ps
T852 /workspace/coverage/default/32.lc_ctrl_sec_mubi.3914126163 Aug 17 06:33:02 PM PDT 24 Aug 17 06:33:13 PM PDT 24 350534343 ps
T853 /workspace/coverage/default/6.lc_ctrl_jtag_state_post_trans.3381653893 Aug 17 06:32:06 PM PDT 24 Aug 17 06:32:20 PM PDT 24 409408166 ps
T854 /workspace/coverage/default/26.lc_ctrl_jtag_access.1666742420 Aug 17 06:32:22 PM PDT 24 Aug 17 06:32:31 PM PDT 24 2592977538 ps
T855 /workspace/coverage/default/10.lc_ctrl_jtag_access.2505077959 Aug 17 06:32:06 PM PDT 24 Aug 17 06:32:12 PM PDT 24 1751201026 ps
T856 /workspace/coverage/default/36.lc_ctrl_sec_token_mux.947968261 Aug 17 06:33:06 PM PDT 24 Aug 17 06:33:15 PM PDT 24 196429943 ps
T857 /workspace/coverage/default/19.lc_ctrl_jtag_access.3998357714 Aug 17 06:32:26 PM PDT 24 Aug 17 06:32:32 PM PDT 24 178450906 ps
T858 /workspace/coverage/default/46.lc_ctrl_stress_all.3930945659 Aug 17 06:33:15 PM PDT 24 Aug 17 06:41:34 PM PDT 24 152088970584 ps
T859 /workspace/coverage/default/20.lc_ctrl_state_post_trans.2176295603 Aug 17 06:32:52 PM PDT 24 Aug 17 06:33:00 PM PDT 24 465277424 ps
T860 /workspace/coverage/default/12.lc_ctrl_jtag_state_post_trans.1610413511 Aug 17 06:32:25 PM PDT 24 Aug 17 06:32:43 PM PDT 24 2540418335 ps
T861 /workspace/coverage/default/26.lc_ctrl_errors.2680022109 Aug 17 06:32:53 PM PDT 24 Aug 17 06:33:15 PM PDT 24 548230691 ps
T862 /workspace/coverage/default/24.lc_ctrl_prog_failure.3229404731 Aug 17 06:32:24 PM PDT 24 Aug 17 06:32:26 PM PDT 24 39016315 ps
T863 /workspace/coverage/default/29.lc_ctrl_prog_failure.1563697467 Aug 17 06:32:51 PM PDT 24 Aug 17 06:32:54 PM PDT 24 223167082 ps
T864 /workspace/coverage/default/47.lc_ctrl_jtag_access.513401903 Aug 17 06:33:14 PM PDT 24 Aug 17 06:33:15 PM PDT 24 518065863 ps
T75 /workspace/coverage/default/22.lc_ctrl_alert_test.4265376470 Aug 17 06:32:23 PM PDT 24 Aug 17 06:32:24 PM PDT 24 23262627 ps
T865 /workspace/coverage/default/16.lc_ctrl_jtag_errors.1833766952 Aug 17 06:32:22 PM PDT 24 Aug 17 06:32:46 PM PDT 24 2709596449 ps
T866 /workspace/coverage/default/21.lc_ctrl_security_escalation.995192624 Aug 17 06:32:55 PM PDT 24 Aug 17 06:33:04 PM PDT 24 550359969 ps
T867 /workspace/coverage/default/17.lc_ctrl_jtag_state_failure.1919768089 Aug 17 06:32:22 PM PDT 24 Aug 17 06:32:55 PM PDT 24 1042018145 ps
T868 /workspace/coverage/default/28.lc_ctrl_alert_test.1351542926 Aug 17 06:32:53 PM PDT 24 Aug 17 06:32:54 PM PDT 24 17944032 ps
T869 /workspace/coverage/default/4.lc_ctrl_jtag_prog_failure.314533947 Aug 17 06:32:10 PM PDT 24 Aug 17 06:32:22 PM PDT 24 1764213934 ps
T870 /workspace/coverage/default/17.lc_ctrl_sec_token_digest.2441817311 Aug 17 06:32:36 PM PDT 24 Aug 17 06:32:58 PM PDT 24 1557138302 ps
T871 /workspace/coverage/default/40.lc_ctrl_alert_test.2743164457 Aug 17 06:33:01 PM PDT 24 Aug 17 06:33:03 PM PDT 24 84973321 ps
T872 /workspace/coverage/default/40.lc_ctrl_sec_token_digest.3100898786 Aug 17 06:33:08 PM PDT 24 Aug 17 06:33:19 PM PDT 24 333960688 ps
T873 /workspace/coverage/default/22.lc_ctrl_sec_token_digest.2972210796 Aug 17 06:33:00 PM PDT 24 Aug 17 06:33:10 PM PDT 24 516655902 ps
T96 /workspace/coverage/cover_reg_top/6.lc_ctrl_csr_mem_rw_with_rand_reset.963351675 Aug 17 06:28:43 PM PDT 24 Aug 17 06:28:49 PM PDT 24 47800880 ps
T91 /workspace/coverage/cover_reg_top/14.lc_ctrl_tl_errors.2955500854 Aug 17 06:29:10 PM PDT 24 Aug 17 06:29:12 PM PDT 24 98663886 ps
T107 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_bit_bash.4017489228 Aug 17 06:28:48 PM PDT 24 Aug 17 06:28:49 PM PDT 24 197302227 ps
T108 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_aliasing.4173989285 Aug 17 06:28:38 PM PDT 24 Aug 17 06:28:49 PM PDT 24 1091403486 ps
T92 /workspace/coverage/cover_reg_top/10.lc_ctrl_tl_intg_err.3633362632 Aug 17 06:28:47 PM PDT 24 Aug 17 06:28:49 PM PDT 24 220390765 ps
T100 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_rw.1794570657 Aug 17 06:28:40 PM PDT 24 Aug 17 06:28:51 PM PDT 24 43021742 ps
T128 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_rw.2941450562 Aug 17 06:28:46 PM PDT 24 Aug 17 06:28:49 PM PDT 24 151565312 ps
T101 /workspace/coverage/cover_reg_top/6.lc_ctrl_same_csr_outstanding.4161175230 Aug 17 06:28:47 PM PDT 24 Aug 17 06:28:49 PM PDT 24 161630130 ps
T176 /workspace/coverage/cover_reg_top/16.lc_ctrl_same_csr_outstanding.3427774973 Aug 17 06:29:19 PM PDT 24 Aug 17 06:29:20 PM PDT 24 25391040 ps
T93 /workspace/coverage/cover_reg_top/16.lc_ctrl_tl_intg_err.2629721503 Aug 17 06:29:11 PM PDT 24 Aug 17 06:29:15 PM PDT 24 1373950888 ps
T129 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_rw.2742992709 Aug 17 06:28:49 PM PDT 24 Aug 17 06:28:50 PM PDT 24 77787466 ps
T99 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_mem_rw_with_rand_reset.2786224013 Aug 17 06:28:39 PM PDT 24 Aug 17 06:28:45 PM PDT 24 55735354 ps
T874 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_aliasing.709600934 Aug 17 06:28:42 PM PDT 24 Aug 17 06:28:43 PM PDT 24 127490354 ps
T138 /workspace/coverage/cover_reg_top/8.lc_ctrl_csr_mem_rw_with_rand_reset.695153085 Aug 17 06:28:39 PM PDT 24 Aug 17 06:28:40 PM PDT 24 20949783 ps
T124 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_aliasing.3405359021 Aug 17 06:28:39 PM PDT 24 Aug 17 06:28:52 PM PDT 24 2077916879 ps
T177 /workspace/coverage/cover_reg_top/14.lc_ctrl_same_csr_outstanding.4146356680 Aug 17 06:28:58 PM PDT 24 Aug 17 06:28:59 PM PDT 24 256473655 ps
T125 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.733915103 Aug 17 06:28:52 PM PDT 24 Aug 17 06:28:53 PM PDT 24 321686367 ps
T178 /workspace/coverage/cover_reg_top/5.lc_ctrl_same_csr_outstanding.2159273601 Aug 17 06:28:40 PM PDT 24 Aug 17 06:28:42 PM PDT 24 296428191 ps
T97 /workspace/coverage/cover_reg_top/0.lc_ctrl_tl_intg_err.3374191991 Aug 17 06:28:41 PM PDT 24 Aug 17 06:28:44 PM PDT 24 78770455 ps
T121 /workspace/coverage/cover_reg_top/5.lc_ctrl_tl_intg_err.2243837071 Aug 17 06:29:07 PM PDT 24 Aug 17 06:29:09 PM PDT 24 56452425 ps
T875 /workspace/coverage/cover_reg_top/16.lc_ctrl_csr_rw.665533935 Aug 17 06:28:48 PM PDT 24 Aug 17 06:28:49 PM PDT 24 19912984 ps
T876 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_alert_test.786532750 Aug 17 06:28:51 PM PDT 24 Aug 17 06:28:52 PM PDT 24 384520459 ps
T156 /workspace/coverage/cover_reg_top/9.lc_ctrl_csr_mem_rw_with_rand_reset.1415793608 Aug 17 06:28:50 PM PDT 24 Aug 17 06:28:52 PM PDT 24 32072083 ps
T877 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_bit_bash.390641571 Aug 17 06:28:45 PM PDT 24 Aug 17 06:29:00 PM PDT 24 1808579364 ps
T878 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_hw_reset.1725315910 Aug 17 06:28:44 PM PDT 24 Aug 17 06:28:46 PM PDT 24 97517703 ps
T98 /workspace/coverage/cover_reg_top/12.lc_ctrl_tl_errors.3073528021 Aug 17 06:28:43 PM PDT 24 Aug 17 06:28:46 PM PDT 24 99549351 ps
T166 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_hw_reset.263597106 Aug 17 06:28:47 PM PDT 24 Aug 17 06:28:48 PM PDT 24 18770265 ps
T879 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_rw.1144013313 Aug 17 06:28:56 PM PDT 24 Aug 17 06:29:01 PM PDT 24 182900118 ps
T179 /workspace/coverage/cover_reg_top/4.lc_ctrl_same_csr_outstanding.517594459 Aug 17 06:28:51 PM PDT 24 Aug 17 06:28:54 PM PDT 24 181492679 ps
T115 /workspace/coverage/cover_reg_top/17.lc_ctrl_tl_errors.3855514019 Aug 17 06:29:02 PM PDT 24 Aug 17 06:29:04 PM PDT 24 143565273 ps
T106 /workspace/coverage/cover_reg_top/8.lc_ctrl_tl_errors.113145631 Aug 17 06:28:49 PM PDT 24 Aug 17 06:28:53 PM PDT 24 51434646 ps
T180 /workspace/coverage/cover_reg_top/10.lc_ctrl_same_csr_outstanding.3464449715 Aug 17 06:28:43 PM PDT 24 Aug 17 06:28:44 PM PDT 24 34359433 ps
T111 /workspace/coverage/cover_reg_top/6.lc_ctrl_tl_errors.1381612425 Aug 17 06:29:03 PM PDT 24 Aug 17 06:29:05 PM PDT 24 139614219 ps
T181 /workspace/coverage/cover_reg_top/14.lc_ctrl_csr_rw.1650545685 Aug 17 06:28:40 PM PDT 24 Aug 17 06:28:46 PM PDT 24 13864940 ps
T880 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_rw.1761450440 Aug 17 06:28:49 PM PDT 24 Aug 17 06:28:51 PM PDT 24 1061613383 ps
T881 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_rw.3004868568 Aug 17 06:28:40 PM PDT 24 Aug 17 06:28:41 PM PDT 24 15262723 ps
T126 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_aliasing.2897622751 Aug 17 06:28:46 PM PDT 24 Aug 17 06:28:53 PM PDT 24 800808896 ps
T882 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_bit_bash.2927284477 Aug 17 06:28:40 PM PDT 24 Aug 17 06:28:53 PM PDT 24 560563904 ps
T883 /workspace/coverage/cover_reg_top/6.lc_ctrl_csr_rw.96290727 Aug 17 06:28:50 PM PDT 24 Aug 17 06:28:51 PM PDT 24 31399873 ps
T884 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_aliasing.2062559689 Aug 17 06:28:49 PM PDT 24 Aug 17 06:29:02 PM PDT 24 19974712230 ps
T114 /workspace/coverage/cover_reg_top/7.lc_ctrl_tl_errors.3937215952 Aug 17 06:28:46 PM PDT 24 Aug 17 06:28:49 PM PDT 24 70318720 ps
T885 /workspace/coverage/cover_reg_top/0.lc_ctrl_tl_errors.2481896132 Aug 17 06:28:39 PM PDT 24 Aug 17 06:28:47 PM PDT 24 158862397 ps
T886 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_bit_bash.2059878929 Aug 17 06:28:38 PM PDT 24 Aug 17 06:28:59 PM PDT 24 3469687753 ps
T887 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_hw_reset.803953081 Aug 17 06:28:56 PM PDT 24 Aug 17 06:28:57 PM PDT 24 66287859 ps
T888 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.2134796828 Aug 17 06:28:45 PM PDT 24 Aug 17 06:28:48 PM PDT 24 127526321 ps
T182 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_same_csr_outstanding.966262384 Aug 17 06:28:49 PM PDT 24 Aug 17 06:28:51 PM PDT 24 68375043 ps
T889 /workspace/coverage/cover_reg_top/10.lc_ctrl_tl_errors.3193024741 Aug 17 06:28:43 PM PDT 24 Aug 17 06:28:45 PM PDT 24 107276756 ps
T119 /workspace/coverage/cover_reg_top/8.lc_ctrl_tl_intg_err.3655563652 Aug 17 06:28:46 PM PDT 24 Aug 17 06:28:51 PM PDT 24 112527396 ps
T192 /workspace/coverage/cover_reg_top/14.lc_ctrl_tl_intg_err.1528917073 Aug 17 06:28:40 PM PDT 24 Aug 17 06:28:43 PM PDT 24 126719719 ps
T890 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.367449542 Aug 17 06:28:45 PM PDT 24 Aug 17 06:28:47 PM PDT 24 162144833 ps
T891 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_bit_bash.1387088982 Aug 17 06:28:51 PM PDT 24 Aug 17 06:29:43 PM PDT 24 4662714843 ps
T103 /workspace/coverage/cover_reg_top/6.lc_ctrl_tl_intg_err.504919707 Aug 17 06:28:51 PM PDT 24 Aug 17 06:28:53 PM PDT 24 56761497 ps
T892 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_bit_bash.3608881335 Aug 17 06:28:41 PM PDT 24 Aug 17 06:28:48 PM PDT 24 72670156 ps
T167 /workspace/coverage/cover_reg_top/11.lc_ctrl_csr_rw.1497295800 Aug 17 06:28:42 PM PDT 24 Aug 17 06:28:43 PM PDT 24 113786785 ps
T118 /workspace/coverage/cover_reg_top/19.lc_ctrl_tl_intg_err.1687160834 Aug 17 06:29:03 PM PDT 24 Aug 17 06:29:06 PM PDT 24 182839076 ps
T183 /workspace/coverage/cover_reg_top/8.lc_ctrl_same_csr_outstanding.4146775736 Aug 17 06:28:40 PM PDT 24 Aug 17 06:28:42 PM PDT 24 76444600 ps
T104 /workspace/coverage/cover_reg_top/17.lc_ctrl_tl_intg_err.1020101101 Aug 17 06:28:56 PM PDT 24 Aug 17 06:29:00 PM PDT 24 509300418 ps
T893 /workspace/coverage/cover_reg_top/7.lc_ctrl_csr_rw.1518289029 Aug 17 06:28:42 PM PDT 24 Aug 17 06:28:43 PM PDT 24 22946493 ps
T894 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_mem_rw_with_rand_reset.234907867 Aug 17 06:28:43 PM PDT 24 Aug 17 06:28:44 PM PDT 24 28156914 ps
T895 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_hw_reset.3698021505 Aug 17 06:29:06 PM PDT 24 Aug 17 06:29:08 PM PDT 24 130298128 ps
T896 /workspace/coverage/cover_reg_top/12.lc_ctrl_same_csr_outstanding.1729126306 Aug 17 06:28:41 PM PDT 24 Aug 17 06:28:43 PM PDT 24 76588093 ps
T897 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_mem_rw_with_rand_reset.1546059080 Aug 17 06:28:35 PM PDT 24 Aug 17 06:28:37 PM PDT 24 27770951 ps
T898 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_alert_test.2951131989 Aug 17 06:28:46 PM PDT 24 Aug 17 06:28:47 PM PDT 24 30587454 ps
T899 /workspace/coverage/cover_reg_top/2.lc_ctrl_same_csr_outstanding.1945046706 Aug 17 06:28:48 PM PDT 24 Aug 17 06:28:50 PM PDT 24 56911168 ps
T900 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_rw.1456721717 Aug 17 06:28:36 PM PDT 24 Aug 17 06:28:39 PM PDT 24 495738849 ps
T901 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_aliasing.1778612882 Aug 17 06:28:50 PM PDT 24 Aug 17 06:28:53 PM PDT 24 191131307 ps
T902 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_same_csr_outstanding.4294468853 Aug 17 06:28:41 PM PDT 24 Aug 17 06:28:42 PM PDT 24 24599886 ps
T903 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_rw.1541473845 Aug 17 06:28:46 PM PDT 24 Aug 17 06:28:47 PM PDT 24 38435006 ps
T904 /workspace/coverage/cover_reg_top/14.lc_ctrl_csr_mem_rw_with_rand_reset.267306215 Aug 17 06:28:51 PM PDT 24 Aug 17 06:28:53 PM PDT 24 29926029 ps
T905 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_same_csr_outstanding.828836403 Aug 17 06:28:48 PM PDT 24 Aug 17 06:28:50 PM PDT 24 92229771 ps
T906 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_rw.3573929177 Aug 17 06:28:41 PM PDT 24 Aug 17 06:28:43 PM PDT 24 200607522 ps
T907 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_hw_reset.3829620650 Aug 17 06:28:36 PM PDT 24 Aug 17 06:28:43 PM PDT 24 264989089 ps
T908 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_hw_reset.772741473 Aug 17 06:28:41 PM PDT 24 Aug 17 06:28:43 PM PDT 24 109141465 ps
T909 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_alert_test.661656979 Aug 17 06:28:50 PM PDT 24 Aug 17 06:28:56 PM PDT 24 145438977 ps
T105 /workspace/coverage/cover_reg_top/11.lc_ctrl_tl_intg_err.1110511208 Aug 17 06:28:43 PM PDT 24 Aug 17 06:28:46 PM PDT 24 50591516 ps
T910 /workspace/coverage/cover_reg_top/1.lc_ctrl_same_csr_outstanding.453320647 Aug 17 06:28:38 PM PDT 24 Aug 17 06:28:40 PM PDT 24 21241514 ps
T911 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_hw_reset.369957744 Aug 17 06:28:44 PM PDT 24 Aug 17 06:28:46 PM PDT 24 53202570 ps
T912 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_aliasing.2037954971 Aug 17 06:28:57 PM PDT 24 Aug 17 06:29:08 PM PDT 24 443501652 ps
T913 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_hw_reset.765493292 Aug 17 06:28:47 PM PDT 24 Aug 17 06:28:49 PM PDT 24 153777334 ps
T914 /workspace/coverage/cover_reg_top/13.lc_ctrl_tl_errors.1172768373 Aug 17 06:29:22 PM PDT 24 Aug 17 06:29:26 PM PDT 24 321721871 ps
T915 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.2275008057 Aug 17 06:29:02 PM PDT 24 Aug 17 06:29:04 PM PDT 24 421019018 ps
T916 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_hw_reset.1539093999 Aug 17 06:28:41 PM PDT 24 Aug 17 06:28:43 PM PDT 24 751150918 ps
T917 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_bit_bash.3363377741 Aug 17 06:28:43 PM PDT 24 Aug 17 06:28:45 PM PDT 24 77003211 ps
T918 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_bit_bash.3706339084 Aug 17 06:29:25 PM PDT 24 Aug 17 06:29:35 PM PDT 24 3021633169 ps
T919 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_alert_test.1223380271 Aug 17 06:28:44 PM PDT 24 Aug 17 06:28:45 PM PDT 24 22804258 ps
T109 /workspace/coverage/cover_reg_top/18.lc_ctrl_tl_intg_err.3659025004 Aug 17 06:28:46 PM PDT 24 Aug 17 06:28:51 PM PDT 24 213438518 ps
T920 /workspace/coverage/cover_reg_top/17.lc_ctrl_same_csr_outstanding.2666706659 Aug 17 06:28:50 PM PDT 24 Aug 17 06:28:51 PM PDT 24 87242059 ps
T921 /workspace/coverage/cover_reg_top/1.lc_ctrl_tl_errors.2362009679 Aug 17 06:28:39 PM PDT 24 Aug 17 06:28:41 PM PDT 24 49881890 ps
T922 /workspace/coverage/cover_reg_top/12.lc_ctrl_tl_intg_err.101774774 Aug 17 06:28:43 PM PDT 24 Aug 17 06:28:45 PM PDT 24 462334934 ps
T923 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_csr_rw.679056544 Aug 17 06:28:42 PM PDT 24 Aug 17 06:28:45 PM PDT 24 272990530 ps
T168 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_hw_reset.3855629446 Aug 17 06:28:42 PM PDT 24 Aug 17 06:28:44 PM PDT 24 61828870 ps
T924 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_same_csr_outstanding.3738745750 Aug 17 06:28:39 PM PDT 24 Aug 17 06:28:41 PM PDT 24 116780935 ps
T925 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_bit_bash.2410634480 Aug 17 06:29:05 PM PDT 24 Aug 17 06:29:06 PM PDT 24 62766581 ps
T926 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_alert_test.2025560810 Aug 17 06:28:46 PM PDT 24 Aug 17 06:28:48 PM PDT 24 163436237 ps
T927 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_bit_bash.3438632581 Aug 17 06:28:40 PM PDT 24 Aug 17 06:28:49 PM PDT 24 1523825677 ps
T928 /workspace/coverage/cover_reg_top/19.lc_ctrl_tl_errors.2732450126 Aug 17 06:29:15 PM PDT 24 Aug 17 06:29:17 PM PDT 24 73875745 ps
T929 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_mem_rw_with_rand_reset.3386065325 Aug 17 06:28:39 PM PDT 24 Aug 17 06:28:41 PM PDT 24 27870732 ps
T930 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_bit_bash.2550955675 Aug 17 06:28:47 PM PDT 24 Aug 17 06:28:59 PM PDT 24 965669850 ps
T169 /workspace/coverage/cover_reg_top/12.lc_ctrl_csr_rw.4220929880 Aug 17 06:29:04 PM PDT 24 Aug 17 06:29:05 PM PDT 24 30165413 ps
T931 /workspace/coverage/cover_reg_top/11.lc_ctrl_tl_errors.298608894 Aug 17 06:28:50 PM PDT 24 Aug 17 06:28:52 PM PDT 24 29895303 ps
T932 /workspace/coverage/cover_reg_top/9.lc_ctrl_same_csr_outstanding.2179816676 Aug 17 06:28:42 PM PDT 24 Aug 17 06:28:44 PM PDT 24 86018914 ps
T933 /workspace/coverage/cover_reg_top/19.lc_ctrl_same_csr_outstanding.1003395649 Aug 17 06:28:51 PM PDT 24 Aug 17 06:28:52 PM PDT 24 41283377 ps
T934 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_hw_reset.1855551181 Aug 17 06:28:46 PM PDT 24 Aug 17 06:28:47 PM PDT 24 30823052 ps
T935 /workspace/coverage/cover_reg_top/15.lc_ctrl_tl_errors.482910240 Aug 17 06:28:48 PM PDT 24 Aug 17 06:28:53 PM PDT 24 203727202 ps
T936 /workspace/coverage/cover_reg_top/3.lc_ctrl_tl_errors.2353428995 Aug 17 06:28:40 PM PDT 24 Aug 17 06:28:44 PM PDT 24 273288086 ps
T170 /workspace/coverage/cover_reg_top/10.lc_ctrl_csr_rw.2655115511 Aug 17 06:28:50 PM PDT 24 Aug 17 06:28:51 PM PDT 24 16009268 ps
T937 /workspace/coverage/cover_reg_top/4.lc_ctrl_tl_errors.3009847224 Aug 17 06:28:57 PM PDT 24 Aug 17 06:29:00 PM PDT 24 143231888 ps
T938 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_bit_bash.3158645227 Aug 17 06:28:49 PM PDT 24 Aug 17 06:29:14 PM PDT 24 4271836130 ps
T939 /workspace/coverage/cover_reg_top/15.lc_ctrl_csr_rw.2292870523 Aug 17 06:28:54 PM PDT 24 Aug 17 06:28:55 PM PDT 24 47235618 ps
T940 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_mem_rw_with_rand_reset.3778486347 Aug 17 06:28:42 PM PDT 24 Aug 17 06:28:44 PM PDT 24 65472720 ps
T941 /workspace/coverage/cover_reg_top/11.lc_ctrl_csr_mem_rw_with_rand_reset.3615515297 Aug 17 06:28:50 PM PDT 24 Aug 17 06:28:52 PM PDT 24 54204410 ps
T942 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_aliasing.3752319375 Aug 17 06:28:40 PM PDT 24 Aug 17 06:28:48 PM PDT 24 1171283158 ps
T171 /workspace/coverage/cover_reg_top/19.lc_ctrl_csr_rw.1534462357 Aug 17 06:28:50 PM PDT 24 Aug 17 06:28:51 PM PDT 24 24420870 ps
T943 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_csr_rw.238199896 Aug 17 06:28:44 PM PDT 24 Aug 17 06:28:47 PM PDT 24 310084830 ps
T944 /workspace/coverage/cover_reg_top/7.lc_ctrl_same_csr_outstanding.2405779589 Aug 17 06:28:41 PM PDT 24 Aug 17 06:28:43 PM PDT 24 202086606 ps
T945 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_alert_test.1805947266 Aug 17 06:28:36 PM PDT 24 Aug 17 06:28:44 PM PDT 24 134278831 ps
T946 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.1585763634 Aug 17 06:28:41 PM PDT 24 Aug 17 06:28:45 PM PDT 24 200967226 ps
T947 /workspace/coverage/cover_reg_top/15.lc_ctrl_csr_mem_rw_with_rand_reset.1748171364 Aug 17 06:28:51 PM PDT 24 Aug 17 06:28:52 PM PDT 24 17157418 ps
T172 /workspace/coverage/cover_reg_top/0.lc_ctrl_csr_aliasing.4280821422 Aug 17 06:28:43 PM PDT 24 Aug 17 06:28:45 PM PDT 24 18187377 ps
T948 /workspace/coverage/cover_reg_top/11.lc_ctrl_same_csr_outstanding.255471912 Aug 17 06:28:39 PM PDT 24 Aug 17 06:28:40 PM PDT 24 15068683 ps
T112 /workspace/coverage/cover_reg_top/15.lc_ctrl_tl_intg_err.1605243413 Aug 17 06:29:12 PM PDT 24 Aug 17 06:29:14 PM PDT 24 372593077 ps
T949 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_aliasing.787322461 Aug 17 06:28:44 PM PDT 24 Aug 17 06:28:45 PM PDT 24 119215021 ps
T950 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_bit_bash.3500652652 Aug 17 06:29:05 PM PDT 24 Aug 17 06:29:20 PM PDT 24 628582798 ps
T951 /workspace/coverage/cover_reg_top/2.lc_ctrl_tl_errors.2310399924 Aug 17 06:28:35 PM PDT 24 Aug 17 06:28:38 PM PDT 24 79481060 ps
T952 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_same_csr_outstanding.3052308457 Aug 17 06:28:40 PM PDT 24 Aug 17 06:28:42 PM PDT 24 143161652 ps
T953 /workspace/coverage/cover_reg_top/17.lc_ctrl_csr_mem_rw_with_rand_reset.3225577617 Aug 17 06:28:40 PM PDT 24 Aug 17 06:28:42 PM PDT 24 467031221 ps
T123 /workspace/coverage/cover_reg_top/9.lc_ctrl_tl_intg_err.712584872 Aug 17 06:28:59 PM PDT 24 Aug 17 06:29:03 PM PDT 24 287573697 ps
T122 /workspace/coverage/cover_reg_top/7.lc_ctrl_tl_intg_err.1350835633 Aug 17 06:28:41 PM PDT 24 Aug 17 06:28:44 PM PDT 24 44745901 ps
T954 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_same_csr_outstanding.1800117701 Aug 17 06:28:42 PM PDT 24 Aug 17 06:28:44 PM PDT 24 157544201 ps
T173 /workspace/coverage/cover_reg_top/2.lc_ctrl_csr_rw.2025454505 Aug 17 06:28:56 PM PDT 24 Aug 17 06:28:57 PM PDT 24 23324063 ps
T113 /workspace/coverage/cover_reg_top/2.lc_ctrl_tl_intg_err.687216203 Aug 17 06:28:36 PM PDT 24 Aug 17 06:28:40 PM PDT 24 215944068 ps
T955 /workspace/coverage/cover_reg_top/1.lc_ctrl_csr_aliasing.372888416 Aug 17 06:28:46 PM PDT 24 Aug 17 06:28:48 PM PDT 24 42908455 ps
T956 /workspace/coverage/cover_reg_top/19.lc_ctrl_csr_mem_rw_with_rand_reset.3391192769 Aug 17 06:28:40 PM PDT 24 Aug 17 06:28:42 PM PDT 24 56094293 ps
T957 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_bit_bash.744046330 Aug 17 06:28:57 PM PDT 24 Aug 17 06:28:59 PM PDT 24 355235130 ps
T958 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_alert_test.233638576 Aug 17 06:28:49 PM PDT 24 Aug 17 06:28:51 PM PDT 24 36687357 ps
T959 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.2762444261 Aug 17 06:28:49 PM PDT 24 Aug 17 06:28:51 PM PDT 24 277559215 ps
T960 /workspace/coverage/cover_reg_top/9.lc_ctrl_jtag_same_csr_outstanding.748284067 Aug 17 06:28:55 PM PDT 24 Aug 17 06:28:57 PM PDT 24 193161091 ps
T117 /workspace/coverage/cover_reg_top/13.lc_ctrl_tl_intg_err.3527624251 Aug 17 06:28:49 PM PDT 24 Aug 17 06:28:52 PM PDT 24 73281810 ps
T120 /workspace/coverage/cover_reg_top/1.lc_ctrl_tl_intg_err.1075386868 Aug 17 06:28:37 PM PDT 24 Aug 17 06:28:40 PM PDT 24 110190261 ps
T961 /workspace/coverage/cover_reg_top/10.lc_ctrl_csr_mem_rw_with_rand_reset.1304729514 Aug 17 06:28:52 PM PDT 24 Aug 17 06:28:53 PM PDT 24 27800310 ps
T962 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_hw_reset.252548583 Aug 17 06:28:50 PM PDT 24 Aug 17 06:28:56 PM PDT 24 210679991 ps
T963 /workspace/coverage/cover_reg_top/5.lc_ctrl_tl_errors.957698964 Aug 17 06:28:40 PM PDT 24 Aug 17 06:28:43 PM PDT 24 205604395 ps
T964 /workspace/coverage/cover_reg_top/5.lc_ctrl_csr_mem_rw_with_rand_reset.3415825027 Aug 17 06:28:47 PM PDT 24 Aug 17 06:28:49 PM PDT 24 131453361 ps
T965 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_hw_reset.357144397 Aug 17 06:28:56 PM PDT 24 Aug 17 06:28:58 PM PDT 24 406515806 ps
T966 /workspace/coverage/cover_reg_top/17.lc_ctrl_csr_rw.1137932736 Aug 17 06:29:19 PM PDT 24 Aug 17 06:29:20 PM PDT 24 40595556 ps
T967 /workspace/coverage/cover_reg_top/12.lc_ctrl_csr_mem_rw_with_rand_reset.616480196 Aug 17 06:28:54 PM PDT 24 Aug 17 06:28:55 PM PDT 24 16204883 ps
T968 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_csr_bit_bash.705384124 Aug 17 06:29:10 PM PDT 24 Aug 17 06:29:21 PM PDT 24 916212533 ps
T969 /workspace/coverage/cover_reg_top/13.lc_ctrl_csr_mem_rw_with_rand_reset.2605374076 Aug 17 06:28:56 PM PDT 24 Aug 17 06:28:58 PM PDT 24 28179096 ps
T174 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_rw.3509970604 Aug 17 06:28:43 PM PDT 24 Aug 17 06:28:44 PM PDT 24 49061167 ps
T970 /workspace/coverage/cover_reg_top/13.lc_ctrl_csr_rw.1091077473 Aug 17 06:28:50 PM PDT 24 Aug 17 06:28:51 PM PDT 24 18064822 ps
T971 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.2576037729 Aug 17 06:28:41 PM PDT 24 Aug 17 06:28:44 PM PDT 24 1224643430 ps
T972 /workspace/coverage/cover_reg_top/3.lc_ctrl_same_csr_outstanding.2579900369 Aug 17 06:28:47 PM PDT 24 Aug 17 06:28:48 PM PDT 24 42163077 ps
T973 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_aliasing.4075810122 Aug 17 06:28:43 PM PDT 24 Aug 17 06:28:48 PM PDT 24 1977445452 ps
T974 /workspace/coverage/cover_reg_top/7.lc_ctrl_jtag_alert_test.3760250589 Aug 17 06:28:50 PM PDT 24 Aug 17 06:28:51 PM PDT 24 53344018 ps
T975 /workspace/coverage/cover_reg_top/2.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.1684827488 Aug 17 06:28:47 PM PDT 24 Aug 17 06:28:50 PM PDT 24 426076475 ps
T976 /workspace/coverage/cover_reg_top/7.lc_ctrl_csr_mem_rw_with_rand_reset.848989873 Aug 17 06:28:41 PM PDT 24 Aug 17 06:28:42 PM PDT 24 54162939 ps
T977 /workspace/coverage/cover_reg_top/8.lc_ctrl_jtag_same_csr_outstanding.2309561218 Aug 17 06:28:40 PM PDT 24 Aug 17 06:28:42 PM PDT 24 337338533 ps
T978 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_csr_aliasing.4247069378 Aug 17 06:28:41 PM PDT 24 Aug 17 06:28:58 PM PDT 24 1465914164 ps
T175 /workspace/coverage/cover_reg_top/9.lc_ctrl_csr_rw.1781144251 Aug 17 06:28:50 PM PDT 24 Aug 17 06:28:51 PM PDT 24 15275247 ps
T979 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_hw_reset.2606073813 Aug 17 06:28:44 PM PDT 24 Aug 17 06:28:46 PM PDT 24 46047686 ps
T980 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_alert_test.1250916183 Aug 17 06:28:44 PM PDT 24 Aug 17 06:28:46 PM PDT 24 205106645 ps
T981 /workspace/coverage/cover_reg_top/4.lc_ctrl_jtag_alert_test.455168797 Aug 17 06:28:39 PM PDT 24 Aug 17 06:28:41 PM PDT 24 432747412 ps
T982 /workspace/coverage/cover_reg_top/3.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.3981948166 Aug 17 06:28:41 PM PDT 24 Aug 17 06:28:46 PM PDT 24 140146278 ps
T983 /workspace/coverage/cover_reg_top/18.lc_ctrl_same_csr_outstanding.2539718191 Aug 17 06:29:07 PM PDT 24 Aug 17 06:29:08 PM PDT 24 29514506 ps
T984 /workspace/coverage/cover_reg_top/5.lc_ctrl_csr_rw.4120606374 Aug 17 06:28:42 PM PDT 24 Aug 17 06:28:42 PM PDT 24 32883536 ps
T985 /workspace/coverage/cover_reg_top/8.lc_ctrl_csr_rw.3549284275 Aug 17 06:28:44 PM PDT 24 Aug 17 06:28:45 PM PDT 24 23422142 ps
T986 /workspace/coverage/cover_reg_top/5.lc_ctrl_jtag_csr_rw.537931564 Aug 17 06:28:47 PM PDT 24 Aug 17 06:28:49 PM PDT 24 42618883 ps
T987 /workspace/coverage/cover_reg_top/9.lc_ctrl_tl_errors.2209189665 Aug 17 06:28:44 PM PDT 24 Aug 17 06:28:46 PM PDT 24 152106110 ps
T988 /workspace/coverage/cover_reg_top/3.lc_ctrl_csr_rw.2963267040 Aug 17 06:28:39 PM PDT 24 Aug 17 06:28:40 PM PDT 24 18932483 ps
T989 /workspace/coverage/cover_reg_top/18.lc_ctrl_tl_errors.1854607347 Aug 17 06:29:21 PM PDT 24 Aug 17 06:29:24 PM PDT 24 41827917 ps
T990 /workspace/coverage/cover_reg_top/6.lc_ctrl_jtag_csr_aliasing.2620581044 Aug 17 06:28:42 PM PDT 24 Aug 17 06:28:45 PM PDT 24 2373159115 ps
T991 /workspace/coverage/cover_reg_top/13.lc_ctrl_same_csr_outstanding.1051635249 Aug 17 06:28:52 PM PDT 24 Aug 17 06:28:54 PM PDT 24 45437499 ps
T992 /workspace/coverage/cover_reg_top/18.lc_ctrl_csr_rw.46578017 Aug 17 06:28:58 PM PDT 24 Aug 17 06:28:59 PM PDT 24 26227289 ps
T116 /workspace/coverage/cover_reg_top/3.lc_ctrl_tl_intg_err.4275666205 Aug 17 06:28:45 PM PDT 24 Aug 17 06:28:47 PM PDT 24 44686004 ps
T993 /workspace/coverage/cover_reg_top/15.lc_ctrl_same_csr_outstanding.3806663329 Aug 17 06:28:51 PM PDT 24 Aug 17 06:28:52 PM PDT 24 133137137 ps
T994 /workspace/coverage/cover_reg_top/1.lc_ctrl_jtag_same_csr_outstanding.2130729820 Aug 17 06:28:41 PM PDT 24 Aug 17 06:28:42 PM PDT 24 30604577 ps
T995 /workspace/coverage/cover_reg_top/16.lc_ctrl_csr_mem_rw_with_rand_reset.296489388 Aug 17 06:28:41 PM PDT 24 Aug 17 06:28:42 PM PDT 24 66274342 ps
T110 /workspace/coverage/cover_reg_top/4.lc_ctrl_tl_intg_err.3179981878 Aug 17 06:28:57 PM PDT 24 Aug 17 06:29:00 PM PDT 24 152352779 ps
T996 /workspace/coverage/cover_reg_top/0.lc_ctrl_jtag_csr_mem_rw_with_rand_reset.122644872 Aug 17 06:28:38 PM PDT 24 Aug 17 06:28:41 PM PDT 24 67604041 ps
T997 /workspace/coverage/cover_reg_top/4.lc_ctrl_csr_hw_reset.963583840 Aug 17 06:29:01 PM PDT 24 Aug 17 06:29:02 PM PDT 24 129649148 ps
T998 /workspace/coverage/cover_reg_top/18.lc_ctrl_csr_mem_rw_with_rand_reset.1296869699 Aug 17 06:29:00 PM PDT 24 Aug 17 06:29:01 PM PDT 24 62456896 ps
T999 /workspace/coverage/cover_reg_top/0.lc_ctrl_same_csr_outstanding.1204943769 Aug 17 06:28:51 PM PDT 24 Aug 17 06:28:53 PM PDT 24 38819444 ps
T1000 /workspace/coverage/cover_reg_top/16.lc_ctrl_tl_errors.46208434 Aug 17 06:28:49 PM PDT 24 Aug 17 06:28:52 PM PDT 24 54150116 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%