Go
back
LINE 1277
EXPRESSION (addr_hit[20] & reg_re & ((!reg_error)))
------1----- ---2-- -------3------
| -1- | -2- | -3- | Status | Tests | Exclude Annotation |
|---|
| 0 | 1 | 1 | Covered | T5,T6,T7 |
| 1 | 0 | 1 | Covered | T5,T6,T7 |
| 1 | 1 | 0 | Excluded | |
VC_COV_UNR |
| 1 | 1 | 1 | Covered | T5,T6,T7 |
LINE 1278
EXPRESSION (addr_hit[21] & reg_re & ((!reg_error)))
------1----- ---2-- -------3------
| -1- | -2- | -3- | Status | Tests | Exclude Annotation |
|---|
| 0 | 1 | 1 | Covered | T5,T6,T7 |
| 1 | 0 | 1 | Covered | T5,T6,T7 |
| 1 | 1 | 0 | Excluded | |
VC_COV_UNR |
| 1 | 1 | 1 | Covered | T5,T6,T7 |
LINE 1279
EXPRESSION (addr_hit[22] & reg_re & ((!reg_error)))
------1----- ---2-- -------3------
| -1- | -2- | -3- | Status | Tests | Exclude Annotation |
|---|
| 0 | 1 | 1 | Covered | T5,T6,T7 |
| 1 | 0 | 1 | Covered | T5,T6,T7 |
| 1 | 1 | 0 | Excluded | |
VC_COV_UNR |
| 1 | 1 | 1 | Covered | T5,T6,T7 |
LINE 1280
EXPRESSION (addr_hit[23] & reg_re & ((!reg_error)))
------1----- ---2-- -------3------
| -1- | -2- | -3- | Status | Tests | Exclude Annotation |
|---|
| 0 | 1 | 1 | Covered | T5,T6,T7 |
| 1 | 0 | 1 | Covered | T5,T6,T7 |
| 1 | 1 | 0 | Excluded | |
VC_COV_UNR |
| 1 | 1 | 1 | Covered | T5,T6,T7 |
LINE 1281
EXPRESSION (addr_hit[24] & reg_re & ((!reg_error)))
------1----- ---2-- -------3------
| -1- | -2- | -3- | Status | Tests | Exclude Annotation |
|---|
| 0 | 1 | 1 | Covered | T5,T6,T7 |
| 1 | 0 | 1 | Covered | T5,T6,T7 |
| 1 | 1 | 0 | Excluded | |
VC_COV_UNR |
| 1 | 1 | 1 | Covered | T5,T6,T7 |
LINE 1282
EXPRESSION (addr_hit[25] & reg_re & ((!reg_error)))
------1----- ---2-- -------3------
| -1- | -2- | -3- | Status | Tests | Exclude Annotation |
|---|
| 0 | 1 | 1 | Covered | T5,T6,T7 |
| 1 | 0 | 1 | Covered | T5,T6,T7 |
| 1 | 1 | 0 | Excluded | |
VC_COV_UNR |
| 1 | 1 | 1 | Covered | T5,T6,T7 |
LINE 1283
EXPRESSION (addr_hit[26] & reg_re & ((!reg_error)))
------1----- ---2-- -------3------
| -1- | -2- | -3- | Status | Tests | Exclude Annotation |
|---|
| 0 | 1 | 1 | Covered | T5,T6,T7 |
| 1 | 0 | 1 | Covered | T5,T6,T7 |
| 1 | 1 | 0 | Excluded | |
VC_COV_UNR |
| 1 | 1 | 1 | Covered | T5,T6,T7 |
LINE 1284
EXPRESSION (addr_hit[27] & reg_re & ((!reg_error)))
------1----- ---2-- -------3------
| -1- | -2- | -3- | Status | Tests | Exclude Annotation |
|---|
| 0 | 1 | 1 | Covered | T5,T6,T7 |
| 1 | 0 | 1 | Covered | T5,T6,T7 |
| 1 | 1 | 0 | Excluded | |
VC_COV_UNR |
| 1 | 1 | 1 | Covered | T5,T6,T7 |
LINE 1285
EXPRESSION (addr_hit[28] & reg_re & ((!reg_error)))
------1----- ---2-- -------3------
| -1- | -2- | -3- | Status | Tests | Exclude Annotation |
|---|
| 0 | 1 | 1 | Covered | T5,T6,T7 |
| 1 | 0 | 1 | Covered | T5,T6,T7 |
| 1 | 1 | 0 | Excluded | |
VC_COV_UNR |
| 1 | 1 | 1 | Covered | T5,T6,T7 |
LINE 1286
EXPRESSION (addr_hit[29] & reg_re & ((!reg_error)))
------1----- ---2-- -------3------
| -1- | -2- | -3- | Status | Tests | Exclude Annotation |
|---|
| 0 | 1 | 1 | Covered | T5,T6,T7 |
| 1 | 0 | 1 | Covered | T5,T6,T7 |
| 1 | 1 | 0 | Excluded | |
VC_COV_UNR |
| 1 | 1 | 1 | Covered | T5,T6,T7 |
LINE 1287
EXPRESSION (addr_hit[30] & reg_re & ((!reg_error)))
------1----- ---2-- -------3------
| -1- | -2- | -3- | Status | Tests | Exclude Annotation |
|---|
| 0 | 1 | 1 | Covered | T5,T6,T7 |
| 1 | 0 | 1 | Covered | T5,T6,T7 |
| 1 | 1 | 0 | Excluded | |
VC_COV_UNR |
| 1 | 1 | 1 | Covered | T5,T6,T7 |
LINE 1288
EXPRESSION (addr_hit[31] & reg_re & ((!reg_error)))
------1----- ---2-- -------3------
| -1- | -2- | -3- | Status | Tests | Exclude Annotation |
|---|
| 0 | 1 | 1 | Covered | T5,T6,T7 |
| 1 | 0 | 1 | Covered | T5,T6,T7 |
| 1 | 1 | 0 | Excluded | |
VC_COV_UNR |
| 1 | 1 | 1 | Covered | T5,T6,T7 |
LINE 1289
EXPRESSION (addr_hit[32] & reg_re & ((!reg_error)))
------1----- ---2-- -------3------
| -1- | -2- | -3- | Status | Tests | Exclude Annotation |
|---|
| 0 | 1 | 1 | Covered | T5,T6,T7 |
| 1 | 0 | 1 | Covered | T5,T6,T7 |
| 1 | 1 | 0 | Excluded | |
VC_COV_UNR |
| 1 | 1 | 1 | Covered | T5,T6,T7 |
LINE 1290
EXPRESSION (addr_hit[33] & reg_re & ((!reg_error)))
------1----- ---2-- -------3------
| -1- | -2- | -3- | Status | Tests | Exclude Annotation |
|---|
| 0 | 1 | 1 | Covered | T5,T6,T7 |
| 1 | 0 | 1 | Covered | T5,T6,T7 |
| 1 | 1 | 0 | Excluded | |
VC_COV_UNR |
| 1 | 1 | 1 | Covered | T5,T6,T7 |
LINE 1291
EXPRESSION (addr_hit[34] & reg_re & ((!reg_error)))
------1----- ---2-- -------3------
| -1- | -2- | -3- | Status | Tests | Exclude Annotation |
|---|
| 0 | 1 | 1 | Covered | T5,T6,T7 |
| 1 | 0 | 1 | Covered | T5,T6,T7 |
| 1 | 1 | 0 | Excluded | |
VC_COV_UNR |
| 1 | 1 | 1 | Covered | T5,T6,T7 |