Summary for Variable keymgr_rd_en
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for keymgr_rd_en
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
3830 |
1 |
|
|
T111 |
1 |
|
T112 |
1 |
|
T113 |
1 |
auto[1] |
2507 |
1 |
|
|
T233 |
1 |
|
T225 |
1 |
|
T224 |
1 |
Summary for Variable secret2_lock
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT |
Automatically Generated Bins |
2 |
0 |
2 |
100.00 |
Automatically Generated Bins for secret2_lock
Bins
NAME | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
4411 |
1 |
|
|
T111 |
1 |
|
T112 |
1 |
|
T113 |
1 |
auto[1] |
1926 |
1 |
|
|
T4 |
3 |
|
T6 |
10 |
|
T41 |
2 |
Summary for Cross keymgr_output_conditions
Samples crossed: keymgr_rd_en secret2_lock
CATEGORY | EXPECTED | UNCOVERED | COVERED | PERCENT | MISSING |
Automatically Generated Cross Bins |
4 |
0 |
4 |
100.00 |
|
Automatically Generated Cross Bins for keymgr_output_conditions
Bins
keymgr_rd_en | secret2_lock | COUNT | AT LEAST | STATUS | | TEST | COUNT | | TEST | COUNT | | TEST | COUNT |
auto[0] |
auto[0] |
2695 |
1 |
|
|
T111 |
1 |
|
T112 |
1 |
|
T113 |
1 |
auto[0] |
auto[1] |
1135 |
1 |
|
|
T4 |
2 |
|
T6 |
9 |
|
T41 |
1 |
auto[1] |
auto[0] |
1716 |
1 |
|
|
T233 |
1 |
|
T225 |
1 |
|
T224 |
1 |
auto[1] |
auto[1] |
791 |
1 |
|
|
T4 |
1 |
|
T6 |
1 |
|
T41 |
1 |