Unified Coverage Report :: Module :: prim_secded_hamming_22_16_enc

Module : prim_secded_hamming_22_16_enc

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_22_16_enc.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.u_otp.gen_generic.u_impl_generic.u_enc	100.00	100.00

---

Module Instance : tb.dut.u_otp.gen_generic.u_impl_generic.u_enc

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
97.81	97.27	96.67		100.00	95.12	100.00	gen_generic.u_impl_generic

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
no children

---

Since this is the module's only instance, the coverage report is the same as for the module.

Line Coverage for Module : prim_secded_hamming_22_16_enc

	Line No.	Total	Covered	Percent
TOTAL		7	7	100.00
ALWAYS	13	7	7	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_22_16_enc.sv' or '../src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_22_16_enc.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
13	1	1
14	1	1
15	1	1
16	1	1
17	1	1
18	1	1
19	1	1