Unified Coverage Report

Detail Report for Assertions

Assertions Uncovered:

ASSERTIONS	CATEGORY	SEVERITY	ATTEMPTS	REAL SUCCESSES	FAILURES	INCOMPLETE	SRC
tb.dut.LcSeedHwRdEnStable2_A	0	0	1321952019	0	0	0
tb.dut.LcSeedHwRdEnStable3_A	0	0	1321952019	0	0	0
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.OtpErrorState_A	0	0	1321952019	0	0	0
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.BypassEnable0_A	0	0	1321952019	0	0	0
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.BypassEnable1_A	0	0	1321952019	0	0	0
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.EccErrorState_A	0	0	1321952019	0	0	0
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.ReadLockImpliesDigest_A	0	0	1321952019	0	0	0
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.ScrambledImpliesDigest_A	0	0	1321952019	0	0	0
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.WriteLockImpliesDigest_A	0	0	1321952019	0	0	0
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.BypassEnable0_A	0	0	1321952019	0	0	0
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.EccErrorState_A	0	0	1321952019	0	0	0
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.OtpErrorState_A	0	0	0	0	0	0
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.ReadLockPropagation_A	0	0	1321952019	0	0	0
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.ScrambledImpliesDigest_A	0	0	1321952019	0	0	0
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.WriteLockImpliesDigest_A	0	0	1321952019	0	0	0
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.BypassEnable0_A	0	0	1321952019	0	0	0
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.EccErrorState_A	0	0	1321952019	0	0	0
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.OtpErrorState_A	0	0	0	0	0	0
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.ReadLockPropagation_A	0	0	1321952019	0	0	0
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.ScrambledImpliesDigest_A	0	0	1321952019	0	0	0
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.WriteLockImpliesDigest_A	0	0	1321952019	0	0	0
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.EccErrorState_A	0	0	1321952019	0	0	0
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.OtpErrorState_A	0	0	0	0	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.EccErrorState_A	0	0	1321952019	0	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.OtpErrorState_A	0	0	0	0	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.EccErrorState_A	0	0	1321952019	0	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.OtpErrorState_A	0	0	0	0	0	0
tb.dut.u_edn_arb.RoundRobin_A	0	0	1321952019	0	0	1126
tb.dut.u_otp_arb.RoundRobin_A	0	0	1321952019	0	0	1126
tb.dut.u_otp_ctrl_dai.u_part_sel_idx.GntImpliesReady_A	0	0	1321952019	0	0	0
tb.dut.u_otp_ctrl_dai.u_part_sel_idx.GntImpliesValid_A	0	0	1321952019	0	0	0
tb.dut.u_otp_ctrl_dai.u_part_sel_idx.IndexIsCorrect_A	0	0	1321952019	0	0	0
tb.dut.u_otp_ctrl_dai.u_part_sel_idx.NoReadyValidNoGrant_A	0	0	1321952019	0	0	0
tb.dut.u_otp_ctrl_dai.u_part_sel_idx.ReadyAndValidImplyGrant_A	0	0	1321952019	0	0	0
tb.dut.u_otp_ctrl_dai.u_part_sel_idx.ReqAndReadyImplyGrant_A	0	0	1321952019	0	0	0
tb.dut.u_otp_ctrl_kdi.u_req_arb.RoundRobin_A	0	0	1321952019	0	0	1126
tb.dut.u_part_sel_idx.GntImpliesReady_A	0	0	1321952019	0	0	0
tb.dut.u_part_sel_idx.GntImpliesValid_A	0	0	1321952019	0	0	0
tb.dut.u_part_sel_idx.IndexIsCorrect_A	0	0	1321952019	0	0	0
tb.dut.u_part_sel_idx.NoReadyValidNoGrant_A	0	0	1321952019	0	0	0
tb.dut.u_part_sel_idx.ReadyAndValidImplyGrant_A	0	0	1321952019	0	0	0
tb.dut.u_part_sel_idx.ReqAndReadyImplyGrant_A	0	0	1321952019	0	0	0
tb.dut.u_prim_edn_req.u_prim_packer_fifo.DataOStableWhenPending_A	0	0	1321952019	0	0	1126
tb.dut.u_prim_edn_req.u_prim_packer_fifo.ValidOPairedWithReadyI_A	0	0	1321952019	0	0	0
tb.dut.u_scrmbl_mtx.GntImpliesReady_A	0	0	1321952019	0	0	0
tb.dut.u_scrmbl_mtx.GntImpliesValid_A	0	0	1321952019	0	0	0
tb.dut.u_scrmbl_mtx.IndexIsCorrect_A	0	0	1321952019	0	0	0
tb.dut.u_scrmbl_mtx.LockArbDecision_A	0	0	1321952019	0	0	0
tb.dut.u_scrmbl_mtx.ReadyAndValidImplyGrant_A	0	0	1321952019	0	0	0
tb.dut.u_scrmbl_mtx.ReqAndReadyImplyGrant_A	0	0	1321952019	0	0	0
tb.dut.u_scrmbl_mtx.ReqStaysHighUntilGranted0_M	0	0	1321952019	0	0	0
tb.dut.u_scrmbl_mtx.RoundRobin_A	0	0	1321952019	0	0	1126
tb.dut.u_scrmbl_mtx.gen_data_port_assertion.DataFlow_A	0	0	1321952019	0	0	0
tb.dut.u_tlul_lc_gate.OutStandingOvfl_A	0	0	1321952019	0	0	0

Assertions Success:

ASSERTIONS	CATEGORY	SEVERITY	ATTEMPTS	REAL SUCCESSES	FAILURES	INCOMPLETE	SRC
tb.dut.AlertTxKnown_A	0	0	1321952019	1321081908	0	0
tb.dut.CoreTlOutKnown_A	0	0	1321952019	1321081908	0	0
tb.dut.CreatorRootKeyShare0Size_A	0	0	1126	1126	0	0
tb.dut.CreatorRootKeyShare1Size_A	0	0	1126	1126	0	0
tb.dut.ErrorCodeWidth_A	0	0	1126	1126	0	0
tb.dut.FlashAddrKeySeedSize_A	0	0	1126	1126	0	0
tb.dut.FlashDataKeySeedSize_A	0	0	1126	1126	0	0
tb.dut.FlashOtpKeyRspKnown_A	0	0	1321952019	1321081908	0	0
tb.dut.FpvSecCmCntCnstyCheck_A	0	0	1321952019	50	0	0
tb.dut.FpvSecCmCntDaiCheck_A	0	0	1321952019	50	0	0
tb.dut.FpvSecCmCntIntegCheck_A	0	0	1321952019	50	0	0
tb.dut.FpvSecCmCntKdiEntropyCheck_A	0	0	1321952019	50	0	0
tb.dut.FpvSecCmCntKdiSeedCheck_A	0	0	1321952019	50	0	0
tb.dut.FpvSecCmCntLciCheck_A	0	0	1321952019	50	0	0
tb.dut.FpvSecCmCntScrmblCheck_A	0	0	1321952019	50	0	0
tb.dut.FpvSecCmCtrlDaiFsmCheck_A	0	0	1321952019	50	0	0
tb.dut.FpvSecCmCtrlKdiFsmCheck_A	0	0	1321952019	50	0	0
tb.dut.FpvSecCmCtrlLciFsmCheck_A	0	0	1321952019	50	0	0
tb.dut.FpvSecCmCtrlLfsrTimerFsmCheck_A	0	0	1321952019	50	0	0
tb.dut.FpvSecCmCtrlScrambleFsmCheck_A	0	0	1321952019	50	0	0
tb.dut.FpvSecCmDoubleLfsrCheck_A	0	0	1321952019	50	0	0
tb.dut.FpvSecCmRegWeOnehotCheck_A	0	0	1321952019	50	0	0
tb.dut.FpvSecCmTlLcGateFsm_A	0	0	1321952019	50	0	0
tb.dut.IntrOtpErrorKnown_A	0	0	1321952019	1321081908	0	0
tb.dut.IntrOtpOperationDoneKnown_A	0	0	1321952019	1321081908	0	0
tb.dut.LcOtpProgramRspKnown_A	0	0	1321952019	1321081908	0	0
tb.dut.LcSeedHwRdEnStable0_A	0	0	1321952019	2378	0	0
tb.dut.LcSeedHwRdEnStable1_A	0	0	1321952019	2378	0	0
tb.dut.LcStateSize_A	0	0	1126	1126	0	0
tb.dut.LcTransitionCntSize_A	0	0	1126	1126	0	0
tb.dut.OtpAstPwrSeqKnown_A	0	0	1321952019	1321081908	0	0
tb.dut.OtpBroadcastKnown_A	0	0	1321952019	1321081908	0	0
tb.dut.OtpErrorCode0_A	0	0	1126	1126	0	0
tb.dut.OtpErrorCode1_A	0	0	1126	1126	0	0
tb.dut.OtpErrorCode2_A	0	0	1126	1126	0	0
tb.dut.OtpErrorCode3_A	0	0	1126	1126	0	0
tb.dut.OtpErrorCode4_A	0	0	1126	1126	0	0
tb.dut.OtpIfWidth_A	0	0	1126	1126	0	0
tb.dut.OtpKeymgrKeyKnown_A	0	0	1321952019	1321081908	0	0
tb.dut.OtpLcDataKnown_A	0	0	1321952019	1321081908	0	0
tb.dut.OtpOtgnKeyKnown_A	0	0	1321952019	1321081908	0	0
tb.dut.OtpRespFifoUnderflow_A	0	0	1321952019	1322229	0	0
tb.dut.OtpSramKeyKnown_A	0	0	1321952019	1321081908	0	0
tb.dut.PartSelMustBeOnehot_A	0	0	1321952019	1321081908	0	0
tb.dut.PrimTlOutKnown_A	0	0	1321952019	1321081908	0	0
tb.dut.PwrOtpInitRspKnown_A	0	0	1321952019	1321081908	0	0
tb.dut.RmaTokenSize_A	0	0	1126	1126	0	0
tb.dut.SramDataKeySeedSize_A	0	0	1126	1126	0	0
tb.dut.TestExitTokenSize_A	0	0	1126	1126	0	0
tb.dut.TestUnlockTokenSize_A	0	0	1126	1126	0	0
tb.dut.core_tlul_assert_device.aKnown_A	0	0	1325056266	95001924	0	0
tb.dut.core_tlul_assert_device.aKnown_AKnownEnable	0	0	1325056266	1324130030	0	0
tb.dut.core_tlul_assert_device.aReadyKnown_A	0	0	1325056266	1324130030	0	0
tb.dut.core_tlul_assert_device.dKnown_A	0	0	1325056266	100364670	0	0
tb.dut.core_tlul_assert_device.dKnown_AKnownEnable	0	0	1325056266	1324130030	0	0
tb.dut.core_tlul_assert_device.dReadyKnown_A	0	0	1325056266	1324130030	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[0].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[100].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[101].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[102].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[103].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[104].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[105].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[106].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[107].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[108].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[109].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[10].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[110].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[111].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[112].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[113].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[114].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[115].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[116].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[117].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[118].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[119].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[11].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[120].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[121].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[122].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[123].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[124].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[125].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[126].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[127].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[128].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[129].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[12].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[130].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[131].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[132].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[133].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[134].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[135].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[136].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[137].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[138].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[139].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[13].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[140].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[141].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[142].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[143].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[144].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[145].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[146].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[147].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[148].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[149].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[14].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[150].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[151].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[152].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[153].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[154].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[155].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[156].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[157].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[158].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[159].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[15].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[160].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[161].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[162].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[163].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[164].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[165].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[166].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[167].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[168].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[169].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[16].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[170].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[171].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[172].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[173].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[174].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[175].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[176].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[177].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[178].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[179].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[17].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[180].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[181].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[182].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[183].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[184].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[185].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[186].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[187].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[188].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[189].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[18].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[190].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[191].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[192].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[193].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[194].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[195].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[196].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[197].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[198].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[199].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[19].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[1].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[200].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[201].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[202].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[203].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[204].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[205].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[206].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[207].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[208].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[209].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[20].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[210].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[211].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[212].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[213].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[214].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[215].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[216].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[217].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[218].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[219].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[21].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[220].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[221].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[222].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[223].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[224].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[225].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[226].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[227].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[228].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[229].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[22].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[230].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[231].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[232].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[233].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[234].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[235].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[236].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[237].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[238].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[239].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[23].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[240].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[241].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[242].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[243].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[244].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[245].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[246].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[247].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[248].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[249].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[24].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[250].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[251].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[252].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[253].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[254].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[255].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[25].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[26].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[27].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[28].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[29].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[2].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[30].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[31].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[32].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[33].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[34].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[35].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[36].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[37].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[38].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[39].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[3].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[40].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[41].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[42].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[43].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[44].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[45].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[46].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[47].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[48].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[49].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[4].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[50].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[51].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[52].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[53].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[54].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[55].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0
tb.dut.core_tlul_assert_device.gen_assert_final[56].noOutstandingReqsAtEndOfSim_A	0	0	1291	1291	0	0

Go next page

	ASSERT	PROPERTIES	SEQUENCES
Total	1451	0	20
Category 0	1451	0	20

	ASSERT	PROPERTIES	SEQUENCES
Total	1451	0	20
Severity 0	1451	0	20

	NUMBER	PERCENT
Total Number	1451	100.00
Uncovered	54	3.72
Success	1397	96.28
Failure	0	0.00
Incomplete	11	0.76
Without Attempts	5	0.34

	NUMBER	PERCENT
Total Number	20	100.00
Uncovered	0	0.00
All Matches	20	100.00
First Matches	20	100.00