Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
95.13 93.99 96.66 95.89 92.12 97.56 96.33 93.35


Total test records in report: 1329
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html | tests27.html

T1055 /workspace/coverage/default/47.otp_ctrl_test_access.1352973990 Mar 21 03:29:20 PM PDT 24 Mar 21 03:29:34 PM PDT 24 555998307 ps
T1056 /workspace/coverage/default/5.otp_ctrl_init_fail.3696043259 Mar 21 03:27:11 PM PDT 24 Mar 21 03:27:18 PM PDT 24 2215212657 ps
T1057 /workspace/coverage/default/31.otp_ctrl_test_access.2493280545 Mar 21 03:28:22 PM PDT 24 Mar 21 03:28:25 PM PDT 24 119550010 ps
T1058 /workspace/coverage/default/22.otp_ctrl_alert_test.3781455768 Mar 21 03:28:02 PM PDT 24 Mar 21 03:28:04 PM PDT 24 59467907 ps
T1059 /workspace/coverage/default/77.otp_ctrl_parallel_lc_esc.4247887843 Mar 21 03:29:43 PM PDT 24 Mar 21 03:29:53 PM PDT 24 295387674 ps
T1060 /workspace/coverage/default/36.otp_ctrl_regwen.707555964 Mar 21 03:28:33 PM PDT 24 Mar 21 03:28:41 PM PDT 24 205330220 ps
T1061 /workspace/coverage/default/87.otp_ctrl_parallel_lc_esc.3026194210 Mar 21 03:30:06 PM PDT 24 Mar 21 03:30:11 PM PDT 24 203176708 ps
T1062 /workspace/coverage/default/116.otp_ctrl_init_fail.2658707979 Mar 21 03:30:06 PM PDT 24 Mar 21 03:30:12 PM PDT 24 352910272 ps
T1063 /workspace/coverage/default/22.otp_ctrl_dai_errs.2715841597 Mar 21 03:27:56 PM PDT 24 Mar 21 03:28:22 PM PDT 24 1087428766 ps
T1064 /workspace/coverage/default/158.otp_ctrl_parallel_lc_esc.2209987261 Mar 21 03:30:29 PM PDT 24 Mar 21 03:30:39 PM PDT 24 1097519297 ps
T1065 /workspace/coverage/default/114.otp_ctrl_parallel_lc_esc.3014147703 Mar 21 03:30:06 PM PDT 24 Mar 21 03:30:21 PM PDT 24 876221807 ps
T1066 /workspace/coverage/default/191.otp_ctrl_init_fail.1366093156 Mar 21 03:30:48 PM PDT 24 Mar 21 03:30:52 PM PDT 24 140289429 ps
T1067 /workspace/coverage/default/57.otp_ctrl_stress_all_with_rand_reset.3696922678 Mar 21 03:29:38 PM PDT 24 Mar 21 04:19:05 PM PDT 24 1156535432408 ps
T1068 /workspace/coverage/default/35.otp_ctrl_parallel_lc_req.3478125311 Mar 21 03:28:36 PM PDT 24 Mar 21 03:28:53 PM PDT 24 977353431 ps
T1069 /workspace/coverage/default/8.otp_ctrl_alert_test.1238550826 Mar 21 03:27:27 PM PDT 24 Mar 21 03:27:29 PM PDT 24 218605803 ps
T1070 /workspace/coverage/default/34.otp_ctrl_alert_test.2284946588 Mar 21 03:28:37 PM PDT 24 Mar 21 03:28:39 PM PDT 24 71474050 ps
T1071 /workspace/coverage/default/44.otp_ctrl_parallel_lc_req.599734636 Mar 21 03:29:04 PM PDT 24 Mar 21 03:29:21 PM PDT 24 1225478587 ps
T1072 /workspace/coverage/default/26.otp_ctrl_dai_lock.3969399707 Mar 21 03:28:13 PM PDT 24 Mar 21 03:28:27 PM PDT 24 1120243007 ps
T1073 /workspace/coverage/default/30.otp_ctrl_regwen.3697257893 Mar 21 03:28:22 PM PDT 24 Mar 21 03:28:29 PM PDT 24 2900098264 ps
T1074 /workspace/coverage/default/159.otp_ctrl_init_fail.3532712065 Mar 21 03:30:27 PM PDT 24 Mar 21 03:30:32 PM PDT 24 296369254 ps
T1075 /workspace/coverage/default/45.otp_ctrl_dai_errs.3888445677 Mar 21 03:29:07 PM PDT 24 Mar 21 03:29:23 PM PDT 24 303438496 ps
T1076 /workspace/coverage/default/8.otp_ctrl_init_fail.3559241223 Mar 21 03:27:16 PM PDT 24 Mar 21 03:27:21 PM PDT 24 360901285 ps
T1077 /workspace/coverage/default/89.otp_ctrl_parallel_lc_esc.1560071361 Mar 21 03:30:04 PM PDT 24 Mar 21 03:30:18 PM PDT 24 423297360 ps
T1078 /workspace/coverage/default/10.otp_ctrl_test_access.825264517 Mar 21 03:27:27 PM PDT 24 Mar 21 03:27:58 PM PDT 24 1621605517 ps
T1079 /workspace/coverage/default/37.otp_ctrl_regwen.477149695 Mar 21 03:28:49 PM PDT 24 Mar 21 03:28:56 PM PDT 24 231443885 ps
T1080 /workspace/coverage/default/20.otp_ctrl_parallel_lc_req.3621012902 Mar 21 03:27:56 PM PDT 24 Mar 21 03:28:15 PM PDT 24 764188861 ps
T1081 /workspace/coverage/default/16.otp_ctrl_dai_lock.2641957865 Mar 21 03:27:43 PM PDT 24 Mar 21 03:28:06 PM PDT 24 901419859 ps
T1082 /workspace/coverage/default/6.otp_ctrl_alert_test.638798195 Mar 21 03:27:13 PM PDT 24 Mar 21 03:27:15 PM PDT 24 710718648 ps
T1083 /workspace/coverage/default/187.otp_ctrl_init_fail.217701294 Mar 21 03:30:48 PM PDT 24 Mar 21 03:30:53 PM PDT 24 154582727 ps
T1084 /workspace/coverage/default/88.otp_ctrl_init_fail.3430550388 Mar 21 03:29:58 PM PDT 24 Mar 21 03:30:02 PM PDT 24 244688500 ps
T1085 /workspace/coverage/default/74.otp_ctrl_stress_all_with_rand_reset.2718876974 Mar 21 03:29:41 PM PDT 24 Mar 21 03:47:05 PM PDT 24 78955385940 ps
T1086 /workspace/coverage/default/59.otp_ctrl_parallel_lc_esc.608535895 Mar 21 03:29:44 PM PDT 24 Mar 21 03:30:21 PM PDT 24 3884914268 ps
T1087 /workspace/coverage/default/0.otp_ctrl_dai_lock.3224537668 Mar 21 03:26:56 PM PDT 24 Mar 21 03:27:23 PM PDT 24 9533588557 ps
T1088 /workspace/coverage/default/7.otp_ctrl_test_access.2539016461 Mar 21 03:27:11 PM PDT 24 Mar 21 03:27:18 PM PDT 24 287197355 ps
T1089 /workspace/coverage/default/7.otp_ctrl_background_chks.902451605 Mar 21 03:27:12 PM PDT 24 Mar 21 03:27:34 PM PDT 24 1089016788 ps
T1090 /workspace/coverage/default/96.otp_ctrl_parallel_lc_esc.3805096257 Mar 21 03:30:05 PM PDT 24 Mar 21 03:30:13 PM PDT 24 163850822 ps
T1091 /workspace/coverage/default/258.otp_ctrl_init_fail.3520765299 Mar 21 03:31:06 PM PDT 24 Mar 21 03:31:12 PM PDT 24 2214656248 ps
T1092 /workspace/coverage/default/47.otp_ctrl_parallel_lc_req.1653546254 Mar 21 03:29:25 PM PDT 24 Mar 21 03:29:34 PM PDT 24 1140484522 ps
T1093 /workspace/coverage/default/18.otp_ctrl_smoke.4216423458 Mar 21 03:27:44 PM PDT 24 Mar 21 03:27:57 PM PDT 24 4714984897 ps
T1094 /workspace/coverage/default/12.otp_ctrl_stress_all.627059258 Mar 21 03:27:36 PM PDT 24 Mar 21 03:29:04 PM PDT 24 4459157858 ps
T1095 /workspace/coverage/default/19.otp_ctrl_stress_all.502946063 Mar 21 03:27:56 PM PDT 24 Mar 21 03:29:55 PM PDT 24 5214399063 ps
T1096 /workspace/coverage/default/30.otp_ctrl_test_access.3861848735 Mar 21 03:28:26 PM PDT 24 Mar 21 03:28:35 PM PDT 24 394925355 ps
T1097 /workspace/coverage/default/197.otp_ctrl_init_fail.2147900619 Mar 21 03:30:50 PM PDT 24 Mar 21 03:30:54 PM PDT 24 236857396 ps
T1098 /workspace/coverage/default/117.otp_ctrl_parallel_lc_esc.208181296 Mar 21 03:30:16 PM PDT 24 Mar 21 03:30:22 PM PDT 24 262514941 ps
T1099 /workspace/coverage/default/30.otp_ctrl_macro_errs.4050485511 Mar 21 03:28:22 PM PDT 24 Mar 21 03:28:45 PM PDT 24 932529579 ps
T1100 /workspace/coverage/default/177.otp_ctrl_parallel_lc_esc.394777814 Mar 21 03:30:48 PM PDT 24 Mar 21 03:31:02 PM PDT 24 565392248 ps
T1101 /workspace/coverage/default/42.otp_ctrl_dai_errs.838693475 Mar 21 03:29:01 PM PDT 24 Mar 21 03:29:33 PM PDT 24 2370226114 ps
T1102 /workspace/coverage/default/179.otp_ctrl_parallel_lc_esc.1083414897 Mar 21 03:30:48 PM PDT 24 Mar 21 03:31:05 PM PDT 24 535104797 ps
T1103 /workspace/coverage/default/43.otp_ctrl_macro_errs.2579772524 Mar 21 03:29:01 PM PDT 24 Mar 21 03:29:26 PM PDT 24 11144709861 ps
T1104 /workspace/coverage/default/149.otp_ctrl_init_fail.3041622380 Mar 21 03:30:15 PM PDT 24 Mar 21 03:30:20 PM PDT 24 103710133 ps
T1105 /workspace/coverage/default/25.otp_ctrl_alert_test.3040730180 Mar 21 03:28:10 PM PDT 24 Mar 21 03:28:12 PM PDT 24 106463373 ps
T1106 /workspace/coverage/default/140.otp_ctrl_parallel_lc_esc.2585240433 Mar 21 03:30:14 PM PDT 24 Mar 21 03:30:26 PM PDT 24 3485746332 ps
T249 /workspace/coverage/default/4.otp_ctrl_sec_cm.3080608493 Mar 21 03:27:12 PM PDT 24 Mar 21 03:30:09 PM PDT 24 9935904982 ps
T1107 /workspace/coverage/default/21.otp_ctrl_alert_test.1777048746 Mar 21 03:27:57 PM PDT 24 Mar 21 03:27:59 PM PDT 24 89705828 ps
T1108 /workspace/coverage/default/42.otp_ctrl_smoke.781585201 Mar 21 03:29:07 PM PDT 24 Mar 21 03:29:15 PM PDT 24 665896868 ps
T1109 /workspace/coverage/default/182.otp_ctrl_parallel_lc_esc.4264920656 Mar 21 03:30:45 PM PDT 24 Mar 21 03:31:08 PM PDT 24 876518255 ps
T1110 /workspace/coverage/default/36.otp_ctrl_macro_errs.2477289279 Mar 21 03:28:35 PM PDT 24 Mar 21 03:29:13 PM PDT 24 13611442804 ps
T1111 /workspace/coverage/default/6.otp_ctrl_dai_errs.1832321211 Mar 21 03:27:11 PM PDT 24 Mar 21 03:27:35 PM PDT 24 799836727 ps
T1112 /workspace/coverage/default/1.otp_ctrl_test_access.3089200182 Mar 21 03:26:56 PM PDT 24 Mar 21 03:27:16 PM PDT 24 526183907 ps
T1113 /workspace/coverage/default/40.otp_ctrl_smoke.1886091360 Mar 21 03:28:49 PM PDT 24 Mar 21 03:28:58 PM PDT 24 878495602 ps
T213 /workspace/coverage/default/193.otp_ctrl_parallel_lc_esc.721057990 Mar 21 03:30:54 PM PDT 24 Mar 21 03:31:02 PM PDT 24 894742633 ps
T1114 /workspace/coverage/default/164.otp_ctrl_init_fail.3305686981 Mar 21 03:30:28 PM PDT 24 Mar 21 03:30:32 PM PDT 24 184829658 ps
T1115 /workspace/coverage/default/31.otp_ctrl_check_fail.2477628525 Mar 21 03:28:25 PM PDT 24 Mar 21 03:29:13 PM PDT 24 17668687993 ps
T1116 /workspace/coverage/default/46.otp_ctrl_parallel_key_req.3175727133 Mar 21 03:29:16 PM PDT 24 Mar 21 03:29:33 PM PDT 24 437029727 ps
T1117 /workspace/coverage/default/210.otp_ctrl_init_fail.3667166179 Mar 21 03:30:48 PM PDT 24 Mar 21 03:30:53 PM PDT 24 526936190 ps
T1118 /workspace/coverage/default/27.otp_ctrl_alert_test.1963624285 Mar 21 03:28:11 PM PDT 24 Mar 21 03:28:13 PM PDT 24 76018939 ps
T1119 /workspace/coverage/default/46.otp_ctrl_alert_test.3452721265 Mar 21 03:29:20 PM PDT 24 Mar 21 03:29:22 PM PDT 24 99232398 ps
T1120 /workspace/coverage/default/49.otp_ctrl_parallel_key_req.4287753612 Mar 21 03:29:19 PM PDT 24 Mar 21 03:29:39 PM PDT 24 1747243430 ps
T1121 /workspace/coverage/default/8.otp_ctrl_check_fail.2000119035 Mar 21 03:27:24 PM PDT 24 Mar 21 03:27:32 PM PDT 24 1058761021 ps
T1122 /workspace/coverage/default/17.otp_ctrl_smoke.2452949334 Mar 21 03:27:45 PM PDT 24 Mar 21 03:27:53 PM PDT 24 955441772 ps
T1123 /workspace/coverage/default/0.otp_ctrl_parallel_lc_esc.4078114002 Mar 21 03:26:59 PM PDT 24 Mar 21 03:27:09 PM PDT 24 3412573410 ps
T1124 /workspace/coverage/default/24.otp_ctrl_macro_errs.115653438 Mar 21 03:28:15 PM PDT 24 Mar 21 03:28:41 PM PDT 24 2285274473 ps
T1125 /workspace/coverage/default/174.otp_ctrl_parallel_lc_esc.3791843739 Mar 21 03:30:46 PM PDT 24 Mar 21 03:31:00 PM PDT 24 7724255275 ps
T1126 /workspace/coverage/default/11.otp_ctrl_alert_test.357009792 Mar 21 03:27:26 PM PDT 24 Mar 21 03:27:28 PM PDT 24 85479321 ps
T1127 /workspace/coverage/default/1.otp_ctrl_dai_errs.3722985755 Mar 21 03:26:59 PM PDT 24 Mar 21 03:27:19 PM PDT 24 663792795 ps
T1128 /workspace/coverage/default/111.otp_ctrl_parallel_lc_esc.692389497 Mar 21 03:30:10 PM PDT 24 Mar 21 03:30:15 PM PDT 24 159305347 ps
T1129 /workspace/coverage/default/12.otp_ctrl_regwen.1564803008 Mar 21 03:27:26 PM PDT 24 Mar 21 03:27:34 PM PDT 24 700216424 ps
T1130 /workspace/coverage/default/7.otp_ctrl_parallel_lc_req.2986529326 Mar 21 03:27:11 PM PDT 24 Mar 21 03:27:23 PM PDT 24 473506900 ps
T1131 /workspace/coverage/default/224.otp_ctrl_init_fail.1895451578 Mar 21 03:31:09 PM PDT 24 Mar 21 03:31:15 PM PDT 24 166776946 ps
T1132 /workspace/coverage/default/107.otp_ctrl_init_fail.265291812 Mar 21 03:30:04 PM PDT 24 Mar 21 03:30:10 PM PDT 24 342237719 ps
T1133 /workspace/coverage/default/53.otp_ctrl_init_fail.354465137 Mar 21 03:29:23 PM PDT 24 Mar 21 03:29:28 PM PDT 24 128894730 ps
T1134 /workspace/coverage/default/16.otp_ctrl_alert_test.2283491737 Mar 21 03:27:43 PM PDT 24 Mar 21 03:27:45 PM PDT 24 73219425 ps
T1135 /workspace/coverage/default/38.otp_ctrl_test_access.1277671388 Mar 21 03:28:51 PM PDT 24 Mar 21 03:28:57 PM PDT 24 414684353 ps
T1136 /workspace/coverage/default/150.otp_ctrl_init_fail.1252342673 Mar 21 03:30:16 PM PDT 24 Mar 21 03:30:21 PM PDT 24 127080389 ps
T1137 /workspace/coverage/default/122.otp_ctrl_parallel_lc_esc.3524463574 Mar 21 03:30:10 PM PDT 24 Mar 21 03:30:15 PM PDT 24 200593464 ps
T345 /workspace/coverage/default/188.otp_ctrl_parallel_lc_esc.2249640138 Mar 21 03:30:49 PM PDT 24 Mar 21 03:30:57 PM PDT 24 396430256 ps
T1138 /workspace/coverage/default/17.otp_ctrl_init_fail.2271518185 Mar 21 03:27:44 PM PDT 24 Mar 21 03:27:49 PM PDT 24 1734425458 ps
T1139 /workspace/coverage/default/12.otp_ctrl_parallel_key_req.3395398420 Mar 21 03:27:34 PM PDT 24 Mar 21 03:27:49 PM PDT 24 1057376955 ps
T1140 /workspace/coverage/default/110.otp_ctrl_parallel_lc_esc.182631710 Mar 21 03:30:09 PM PDT 24 Mar 21 03:30:13 PM PDT 24 96711877 ps
T1141 /workspace/coverage/default/135.otp_ctrl_init_fail.3247097526 Mar 21 03:30:09 PM PDT 24 Mar 21 03:30:13 PM PDT 24 544017901 ps
T1142 /workspace/coverage/default/21.otp_ctrl_stress_all.3180914558 Mar 21 03:27:59 PM PDT 24 Mar 21 03:31:16 PM PDT 24 60396290742 ps
T1143 /workspace/coverage/default/21.otp_ctrl_regwen.418928152 Mar 21 03:27:57 PM PDT 24 Mar 21 03:28:02 PM PDT 24 403107606 ps
T1144 /workspace/coverage/default/47.otp_ctrl_regwen.2777977980 Mar 21 03:29:25 PM PDT 24 Mar 21 03:29:35 PM PDT 24 417639710 ps
T1145 /workspace/coverage/default/14.otp_ctrl_macro_errs.1174248452 Mar 21 03:27:45 PM PDT 24 Mar 21 03:27:50 PM PDT 24 2086605128 ps
T1146 /workspace/coverage/default/195.otp_ctrl_parallel_lc_esc.2320867734 Mar 21 03:30:48 PM PDT 24 Mar 21 03:31:08 PM PDT 24 907245787 ps
T1147 /workspace/coverage/default/23.otp_ctrl_dai_errs.2100901322 Mar 21 03:27:58 PM PDT 24 Mar 21 03:28:40 PM PDT 24 1711200700 ps
T1148 /workspace/coverage/default/17.otp_ctrl_dai_errs.601545914 Mar 21 03:27:46 PM PDT 24 Mar 21 03:28:02 PM PDT 24 5939796289 ps
T1149 /workspace/coverage/default/10.otp_ctrl_check_fail.1730471466 Mar 21 03:27:29 PM PDT 24 Mar 21 03:27:46 PM PDT 24 457914707 ps
T1150 /workspace/coverage/default/37.otp_ctrl_parallel_lc_req.345237903 Mar 21 03:28:35 PM PDT 24 Mar 21 03:28:57 PM PDT 24 2282070620 ps
T1151 /workspace/coverage/default/222.otp_ctrl_init_fail.4118250065 Mar 21 03:31:08 PM PDT 24 Mar 21 03:31:12 PM PDT 24 2019076640 ps
T1152 /workspace/coverage/default/186.otp_ctrl_init_fail.2944791415 Mar 21 03:30:47 PM PDT 24 Mar 21 03:30:52 PM PDT 24 441141073 ps
T1153 /workspace/coverage/default/48.otp_ctrl_parallel_lc_esc.1624757115 Mar 21 03:29:21 PM PDT 24 Mar 21 03:29:37 PM PDT 24 6951579226 ps
T1154 /workspace/coverage/default/0.otp_ctrl_regwen.2750805145 Mar 21 03:26:58 PM PDT 24 Mar 21 03:27:08 PM PDT 24 292477744 ps
T1155 /workspace/coverage/default/149.otp_ctrl_parallel_lc_esc.25697517 Mar 21 03:30:15 PM PDT 24 Mar 21 03:30:24 PM PDT 24 4287952380 ps
T1156 /workspace/coverage/default/46.otp_ctrl_parallel_lc_req.3335900285 Mar 21 03:29:22 PM PDT 24 Mar 21 03:29:34 PM PDT 24 689704211 ps
T1157 /workspace/coverage/default/2.otp_ctrl_parallel_lc_esc.1328083751 Mar 21 03:27:04 PM PDT 24 Mar 21 03:27:13 PM PDT 24 1002130214 ps
T1158 /workspace/coverage/default/17.otp_ctrl_parallel_key_req.2076739801 Mar 21 03:27:44 PM PDT 24 Mar 21 03:28:01 PM PDT 24 429097778 ps
T1159 /workspace/coverage/default/25.otp_ctrl_smoke.4229794776 Mar 21 03:28:13 PM PDT 24 Mar 21 03:28:19 PM PDT 24 2035994921 ps
T1160 /workspace/coverage/default/96.otp_ctrl_init_fail.528262780 Mar 21 03:30:05 PM PDT 24 Mar 21 03:30:11 PM PDT 24 421273077 ps
T308 /workspace/coverage/default/53.otp_ctrl_stress_all_with_rand_reset.4103647923 Mar 21 03:29:25 PM PDT 24 Mar 21 04:04:36 PM PDT 24 1358874495463 ps
T1161 /workspace/coverage/default/13.otp_ctrl_dai_errs.382198729 Mar 21 03:27:40 PM PDT 24 Mar 21 03:28:03 PM PDT 24 4798143618 ps
T1162 /workspace/coverage/default/20.otp_ctrl_stress_all_with_rand_reset.151356595 Mar 21 03:27:55 PM PDT 24 Mar 21 05:04:15 PM PDT 24 2483106237328 ps
T1163 /workspace/coverage/default/215.otp_ctrl_init_fail.1242553698 Mar 21 03:30:46 PM PDT 24 Mar 21 03:30:50 PM PDT 24 148231090 ps
T1164 /workspace/coverage/default/126.otp_ctrl_init_fail.2654328647 Mar 21 03:30:12 PM PDT 24 Mar 21 03:30:15 PM PDT 24 125070709 ps
T126 /workspace/coverage/default/6.otp_ctrl_check_fail.3472782703 Mar 21 03:27:11 PM PDT 24 Mar 21 03:27:39 PM PDT 24 2782518034 ps
T72 /workspace/coverage/default/33.otp_ctrl_stress_all.2748192664 Mar 21 03:28:36 PM PDT 24 Mar 21 03:33:10 PM PDT 24 26074014288 ps
T1165 /workspace/coverage/default/5.otp_ctrl_parallel_lc_esc.4144932995 Mar 21 03:27:13 PM PDT 24 Mar 21 03:27:24 PM PDT 24 231303029 ps
T1166 /workspace/coverage/default/42.otp_ctrl_dai_lock.3469542797 Mar 21 03:29:07 PM PDT 24 Mar 21 03:29:25 PM PDT 24 1582351943 ps
T1167 /workspace/coverage/default/37.otp_ctrl_stress_all.2610022993 Mar 21 03:28:51 PM PDT 24 Mar 21 03:31:01 PM PDT 24 17943575997 ps
T1168 /workspace/coverage/default/18.otp_ctrl_parallel_lc_esc.852350988 Mar 21 03:27:44 PM PDT 24 Mar 21 03:27:48 PM PDT 24 633864634 ps
T1169 /workspace/coverage/default/32.otp_ctrl_init_fail.2369044461 Mar 21 03:28:27 PM PDT 24 Mar 21 03:28:31 PM PDT 24 278285540 ps
T1170 /workspace/coverage/default/35.otp_ctrl_dai_lock.3104495942 Mar 21 03:28:34 PM PDT 24 Mar 21 03:29:13 PM PDT 24 3715943612 ps
T1171 /workspace/coverage/default/34.otp_ctrl_stress_all.1573901477 Mar 21 03:28:38 PM PDT 24 Mar 21 03:30:31 PM PDT 24 21454008894 ps
T1172 /workspace/coverage/default/58.otp_ctrl_stress_all_with_rand_reset.552216840 Mar 21 03:29:42 PM PDT 24 Mar 21 03:53:29 PM PDT 24 52692732665 ps
T214 /workspace/coverage/default/71.otp_ctrl_parallel_lc_esc.1431525103 Mar 21 03:29:48 PM PDT 24 Mar 21 03:29:55 PM PDT 24 3113414110 ps
T151 /workspace/coverage/default/15.otp_ctrl_stress_all.2542025617 Mar 21 03:27:42 PM PDT 24 Mar 21 03:28:44 PM PDT 24 1538553871 ps
T1173 /workspace/coverage/default/43.otp_ctrl_init_fail.1094601980 Mar 21 03:29:07 PM PDT 24 Mar 21 03:29:11 PM PDT 24 130285407 ps
T1174 /workspace/coverage/default/12.otp_ctrl_dai_lock.3086580081 Mar 21 03:27:28 PM PDT 24 Mar 21 03:27:49 PM PDT 24 10531260154 ps
T1175 /workspace/coverage/default/292.otp_ctrl_init_fail.3571321344 Mar 21 03:31:10 PM PDT 24 Mar 21 03:31:15 PM PDT 24 178504745 ps
T1176 /workspace/coverage/default/39.otp_ctrl_stress_all.3130723439 Mar 21 03:28:50 PM PDT 24 Mar 21 03:30:19 PM PDT 24 3820319309 ps
T1177 /workspace/coverage/default/14.otp_ctrl_parallel_lc_req.1009170356 Mar 21 03:27:43 PM PDT 24 Mar 21 03:27:52 PM PDT 24 546088035 ps
T1178 /workspace/coverage/default/189.otp_ctrl_parallel_lc_esc.248489388 Mar 21 03:30:47 PM PDT 24 Mar 21 03:30:55 PM PDT 24 321774990 ps
T180 /workspace/coverage/default/4.otp_ctrl_init_fail.3483912811 Mar 21 03:27:16 PM PDT 24 Mar 21 03:27:21 PM PDT 24 91677685 ps
T1179 /workspace/coverage/default/105.otp_ctrl_init_fail.1734524218 Mar 21 03:30:08 PM PDT 24 Mar 21 03:30:16 PM PDT 24 2225267264 ps
T111 /workspace/coverage/default/13.otp_ctrl_check_fail.1918970318 Mar 21 03:27:42 PM PDT 24 Mar 21 03:28:08 PM PDT 24 2174399556 ps
T1180 /workspace/coverage/default/4.otp_ctrl_parallel_key_req.3073834760 Mar 21 03:27:12 PM PDT 24 Mar 21 03:27:16 PM PDT 24 180533400 ps
T112 /workspace/coverage/default/207.otp_ctrl_init_fail.3969007394 Mar 21 03:30:46 PM PDT 24 Mar 21 03:30:50 PM PDT 24 98125255 ps
T1181 /workspace/coverage/default/52.otp_ctrl_stress_all_with_rand_reset.744742082 Mar 21 03:29:20 PM PDT 24 Mar 21 03:37:27 PM PDT 24 197180173488 ps
T1182 /workspace/coverage/default/169.otp_ctrl_init_fail.2012353165 Mar 21 03:30:28 PM PDT 24 Mar 21 03:30:33 PM PDT 24 381124908 ps
T1183 /workspace/coverage/default/49.otp_ctrl_dai_lock.1047729873 Mar 21 03:29:21 PM PDT 24 Mar 21 03:29:36 PM PDT 24 695538492 ps
T1184 /workspace/coverage/default/254.otp_ctrl_init_fail.3281759032 Mar 21 03:31:07 PM PDT 24 Mar 21 03:31:13 PM PDT 24 217123473 ps
T1185 /workspace/coverage/default/15.otp_ctrl_alert_test.1482216717 Mar 21 03:27:42 PM PDT 24 Mar 21 03:27:44 PM PDT 24 72147472 ps
T1186 /workspace/coverage/default/43.otp_ctrl_test_access.875617933 Mar 21 03:29:05 PM PDT 24 Mar 21 03:29:12 PM PDT 24 264016247 ps
T1187 /workspace/coverage/default/8.otp_ctrl_regwen.3246755645 Mar 21 03:27:28 PM PDT 24 Mar 21 03:27:40 PM PDT 24 4083811624 ps
T1188 /workspace/coverage/default/10.otp_ctrl_regwen.2303029574 Mar 21 03:27:33 PM PDT 24 Mar 21 03:27:44 PM PDT 24 387563987 ps
T1189 /workspace/coverage/default/298.otp_ctrl_init_fail.4283719060 Mar 21 03:31:14 PM PDT 24 Mar 21 03:31:18 PM PDT 24 144081089 ps
T1190 /workspace/coverage/default/155.otp_ctrl_parallel_lc_esc.908949524 Mar 21 03:30:31 PM PDT 24 Mar 21 03:30:48 PM PDT 24 3443948059 ps
T1191 /workspace/coverage/default/92.otp_ctrl_parallel_lc_esc.1624307898 Mar 21 03:30:02 PM PDT 24 Mar 21 03:30:29 PM PDT 24 1671352991 ps
T1192 /workspace/coverage/default/132.otp_ctrl_parallel_lc_esc.2710417164 Mar 21 03:30:16 PM PDT 24 Mar 21 03:30:23 PM PDT 24 449945095 ps
T1193 /workspace/coverage/default/170.otp_ctrl_init_fail.3117259785 Mar 21 03:30:30 PM PDT 24 Mar 21 03:30:35 PM PDT 24 123093128 ps
T1194 /workspace/coverage/default/263.otp_ctrl_init_fail.3324942925 Mar 21 03:31:05 PM PDT 24 Mar 21 03:31:11 PM PDT 24 1717823803 ps
T1195 /workspace/coverage/default/61.otp_ctrl_stress_all_with_rand_reset.3965400123 Mar 21 03:29:43 PM PDT 24 Mar 21 03:50:42 PM PDT 24 146464529338 ps
T1196 /workspace/coverage/default/40.otp_ctrl_dai_errs.3327083886 Mar 21 03:28:47 PM PDT 24 Mar 21 03:29:20 PM PDT 24 1510829720 ps
T1197 /workspace/coverage/default/4.otp_ctrl_parallel_lc_esc.3823520801 Mar 21 03:27:10 PM PDT 24 Mar 21 03:27:23 PM PDT 24 910969910 ps
T1198 /workspace/coverage/default/101.otp_ctrl_init_fail.3478176966 Mar 21 03:29:59 PM PDT 24 Mar 21 03:30:03 PM PDT 24 113521243 ps
T1199 /workspace/coverage/cover_reg_top/30.otp_ctrl_intr_test.597491532 Mar 21 02:33:37 PM PDT 24 Mar 21 02:33:39 PM PDT 24 75579049 ps
T282 /workspace/coverage/cover_reg_top/1.otp_ctrl_same_csr_outstanding.2337391079 Mar 21 02:32:29 PM PDT 24 Mar 21 02:32:32 PM PDT 24 376928101 ps
T283 /workspace/coverage/cover_reg_top/15.otp_ctrl_csr_rw.4237673380 Mar 21 02:33:27 PM PDT 24 Mar 21 02:33:30 PM PDT 24 40698217 ps
T285 /workspace/coverage/cover_reg_top/4.otp_ctrl_csr_hw_reset.2106564699 Mar 21 02:32:43 PM PDT 24 Mar 21 02:32:45 PM PDT 24 136421330 ps
T284 /workspace/coverage/cover_reg_top/8.otp_ctrl_same_csr_outstanding.2372065784 Mar 21 02:33:25 PM PDT 24 Mar 21 02:33:29 PM PDT 24 141500831 ps
T1200 /workspace/coverage/cover_reg_top/2.otp_ctrl_mem_walk.4263659186 Mar 21 02:32:31 PM PDT 24 Mar 21 02:32:32 PM PDT 24 65475715 ps
T279 /workspace/coverage/cover_reg_top/11.otp_ctrl_tl_intg_err.3544065272 Mar 21 02:33:13 PM PDT 24 Mar 21 02:33:36 PM PDT 24 3681196019 ps
T1201 /workspace/coverage/cover_reg_top/5.otp_ctrl_tl_errors.3739355223 Mar 21 02:33:01 PM PDT 24 Mar 21 02:33:09 PM PDT 24 1627351409 ps
T390 /workspace/coverage/cover_reg_top/5.otp_ctrl_csr_mem_rw_with_rand_reset.2832723025 Mar 21 02:33:02 PM PDT 24 Mar 21 02:33:05 PM PDT 24 75243433 ps
T389 /workspace/coverage/cover_reg_top/10.otp_ctrl_csr_mem_rw_with_rand_reset.1892941835 Mar 21 02:33:26 PM PDT 24 Mar 21 02:33:32 PM PDT 24 98879609 ps
T343 /workspace/coverage/cover_reg_top/1.otp_ctrl_csr_bit_bash.476304352 Mar 21 02:32:28 PM PDT 24 Mar 21 02:32:34 PM PDT 24 429164457 ps
T1202 /workspace/coverage/cover_reg_top/47.otp_ctrl_intr_test.237678598 Mar 21 02:33:42 PM PDT 24 Mar 21 02:33:44 PM PDT 24 40846142 ps
T1203 /workspace/coverage/cover_reg_top/17.otp_ctrl_tl_errors.4092636496 Mar 21 02:33:32 PM PDT 24 Mar 21 02:33:39 PM PDT 24 618427247 ps
T1204 /workspace/coverage/cover_reg_top/2.otp_ctrl_tl_errors.220386542 Mar 21 02:32:30 PM PDT 24 Mar 21 02:32:34 PM PDT 24 102410525 ps
T1205 /workspace/coverage/cover_reg_top/41.otp_ctrl_intr_test.2016705788 Mar 21 02:33:41 PM PDT 24 Mar 21 02:33:42 PM PDT 24 81918627 ps
T344 /workspace/coverage/cover_reg_top/2.otp_ctrl_csr_rw.3403280782 Mar 21 02:32:30 PM PDT 24 Mar 21 02:32:32 PM PDT 24 180018540 ps
T1206 /workspace/coverage/cover_reg_top/45.otp_ctrl_intr_test.1051300943 Mar 21 02:33:40 PM PDT 24 Mar 21 02:33:41 PM PDT 24 68834412 ps
T1207 /workspace/coverage/cover_reg_top/7.otp_ctrl_csr_mem_rw_with_rand_reset.2625976269 Mar 21 02:33:12 PM PDT 24 Mar 21 02:33:16 PM PDT 24 1536701075 ps
T1208 /workspace/coverage/cover_reg_top/33.otp_ctrl_intr_test.139560389 Mar 21 02:33:45 PM PDT 24 Mar 21 02:33:46 PM PDT 24 39929085 ps
T1209 /workspace/coverage/cover_reg_top/13.otp_ctrl_csr_mem_rw_with_rand_reset.3759699010 Mar 21 02:33:27 PM PDT 24 Mar 21 02:33:31 PM PDT 24 102262990 ps
T1210 /workspace/coverage/cover_reg_top/11.otp_ctrl_tl_errors.2818104031 Mar 21 02:33:14 PM PDT 24 Mar 21 02:33:19 PM PDT 24 97316493 ps
T1211 /workspace/coverage/cover_reg_top/18.otp_ctrl_tl_errors.2040573301 Mar 21 02:33:33 PM PDT 24 Mar 21 02:33:40 PM PDT 24 1052044380 ps
T1212 /workspace/coverage/cover_reg_top/14.otp_ctrl_intr_test.1487575191 Mar 21 02:33:28 PM PDT 24 Mar 21 02:33:31 PM PDT 24 57152629 ps
T1213 /workspace/coverage/cover_reg_top/46.otp_ctrl_intr_test.3161915174 Mar 21 02:33:45 PM PDT 24 Mar 21 02:33:46 PM PDT 24 40061574 ps
T280 /workspace/coverage/cover_reg_top/8.otp_ctrl_tl_intg_err.1063760562 Mar 21 02:33:22 PM PDT 24 Mar 21 02:33:43 PM PDT 24 2447177854 ps
T1214 /workspace/coverage/cover_reg_top/3.otp_ctrl_csr_hw_reset.2172584739 Mar 21 02:32:42 PM PDT 24 Mar 21 02:32:44 PM PDT 24 67923576 ps
T331 /workspace/coverage/cover_reg_top/11.otp_ctrl_same_csr_outstanding.2483849425 Mar 21 02:33:23 PM PDT 24 Mar 21 02:33:25 PM PDT 24 54905357 ps
T332 /workspace/coverage/cover_reg_top/16.otp_ctrl_same_csr_outstanding.4284650282 Mar 21 02:33:29 PM PDT 24 Mar 21 02:33:33 PM PDT 24 1015904225 ps
T281 /workspace/coverage/cover_reg_top/15.otp_ctrl_tl_intg_err.2703471371 Mar 21 02:33:30 PM PDT 24 Mar 21 02:33:49 PM PDT 24 2416136592 ps
T286 /workspace/coverage/cover_reg_top/7.otp_ctrl_tl_intg_err.1040362127 Mar 21 02:33:02 PM PDT 24 Mar 21 02:33:14 PM PDT 24 9819823288 ps
T369 /workspace/coverage/cover_reg_top/9.otp_ctrl_tl_intg_err.1255327600 Mar 21 02:33:13 PM PDT 24 Mar 21 02:33:46 PM PDT 24 19807946912 ps
T309 /workspace/coverage/cover_reg_top/0.otp_ctrl_csr_bit_bash.1596433197 Mar 21 02:32:30 PM PDT 24 Mar 21 02:32:38 PM PDT 24 496235095 ps
T377 /workspace/coverage/cover_reg_top/3.otp_ctrl_tl_intg_err.3253596478 Mar 21 02:32:42 PM PDT 24 Mar 21 02:32:53 PM PDT 24 712217466 ps
T333 /workspace/coverage/cover_reg_top/10.otp_ctrl_same_csr_outstanding.2482131995 Mar 21 02:33:24 PM PDT 24 Mar 21 02:33:26 PM PDT 24 156507751 ps
T1215 /workspace/coverage/cover_reg_top/17.otp_ctrl_csr_mem_rw_with_rand_reset.2138051554 Mar 21 02:33:31 PM PDT 24 Mar 21 02:33:34 PM PDT 24 140085962 ps
T1216 /workspace/coverage/cover_reg_top/43.otp_ctrl_intr_test.3227253639 Mar 21 02:33:46 PM PDT 24 Mar 21 02:33:47 PM PDT 24 40750128 ps
T375 /workspace/coverage/cover_reg_top/14.otp_ctrl_tl_intg_err.1007512957 Mar 21 02:33:28 PM PDT 24 Mar 21 02:33:52 PM PDT 24 4774578716 ps
T1217 /workspace/coverage/cover_reg_top/19.otp_ctrl_intr_test.3317567333 Mar 21 02:33:42 PM PDT 24 Mar 21 02:33:44 PM PDT 24 102525046 ps
T1218 /workspace/coverage/cover_reg_top/35.otp_ctrl_intr_test.2966214468 Mar 21 02:33:43 PM PDT 24 Mar 21 02:33:44 PM PDT 24 74423746 ps
T371 /workspace/coverage/cover_reg_top/5.otp_ctrl_tl_intg_err.1736464791 Mar 21 02:33:02 PM PDT 24 Mar 21 02:33:20 PM PDT 24 1296108864 ps
T1219 /workspace/coverage/cover_reg_top/1.otp_ctrl_csr_hw_reset.1399050583 Mar 21 02:32:29 PM PDT 24 Mar 21 02:32:31 PM PDT 24 186942278 ps
T334 /workspace/coverage/cover_reg_top/3.otp_ctrl_csr_rw.3979287508 Mar 21 02:32:46 PM PDT 24 Mar 21 02:32:48 PM PDT 24 41664264 ps
T1220 /workspace/coverage/cover_reg_top/0.otp_ctrl_tl_intg_err.864862734 Mar 21 02:32:12 PM PDT 24 Mar 21 02:32:25 PM PDT 24 1327021246 ps
T335 /workspace/coverage/cover_reg_top/9.otp_ctrl_same_csr_outstanding.830552574 Mar 21 02:33:12 PM PDT 24 Mar 21 02:33:15 PM PDT 24 86688956 ps
T1221 /workspace/coverage/cover_reg_top/22.otp_ctrl_intr_test.4049037699 Mar 21 02:33:39 PM PDT 24 Mar 21 02:33:41 PM PDT 24 76391601 ps
T310 /workspace/coverage/cover_reg_top/12.otp_ctrl_csr_rw.3021665921 Mar 21 02:33:23 PM PDT 24 Mar 21 02:33:25 PM PDT 24 556181364 ps
T1222 /workspace/coverage/cover_reg_top/1.otp_ctrl_csr_aliasing.2187614541 Mar 21 02:32:27 PM PDT 24 Mar 21 02:32:31 PM PDT 24 908722501 ps
T1223 /workspace/coverage/cover_reg_top/1.otp_ctrl_intr_test.3762891572 Mar 21 02:32:25 PM PDT 24 Mar 21 02:32:27 PM PDT 24 146296886 ps
T1224 /workspace/coverage/cover_reg_top/25.otp_ctrl_intr_test.3007150377 Mar 21 02:33:46 PM PDT 24 Mar 21 02:33:47 PM PDT 24 141003875 ps
T1225 /workspace/coverage/cover_reg_top/16.otp_ctrl_tl_errors.80850286 Mar 21 02:33:29 PM PDT 24 Mar 21 02:33:35 PM PDT 24 998710932 ps
T1226 /workspace/coverage/cover_reg_top/0.otp_ctrl_csr_hw_reset.887893250 Mar 21 02:32:25 PM PDT 24 Mar 21 02:32:28 PM PDT 24 102523946 ps
T1227 /workspace/coverage/cover_reg_top/1.otp_ctrl_tl_errors.84951599 Mar 21 02:32:27 PM PDT 24 Mar 21 02:32:30 PM PDT 24 178400296 ps
T1228 /workspace/coverage/cover_reg_top/15.otp_ctrl_csr_mem_rw_with_rand_reset.4270510925 Mar 21 02:33:30 PM PDT 24 Mar 21 02:33:32 PM PDT 24 67686808 ps
T1229 /workspace/coverage/cover_reg_top/18.otp_ctrl_intr_test.581138322 Mar 21 02:33:32 PM PDT 24 Mar 21 02:33:34 PM PDT 24 145245539 ps
T1230 /workspace/coverage/cover_reg_top/5.otp_ctrl_intr_test.1862980953 Mar 21 02:33:00 PM PDT 24 Mar 21 02:33:01 PM PDT 24 38272291 ps
T1231 /workspace/coverage/cover_reg_top/0.otp_ctrl_tl_errors.1115577908 Mar 21 02:32:12 PM PDT 24 Mar 21 02:32:17 PM PDT 24 332979640 ps
T1232 /workspace/coverage/cover_reg_top/21.otp_ctrl_intr_test.2777589866 Mar 21 02:33:45 PM PDT 24 Mar 21 02:33:47 PM PDT 24 80197909 ps
T1233 /workspace/coverage/cover_reg_top/11.otp_ctrl_csr_mem_rw_with_rand_reset.2396053682 Mar 21 02:33:13 PM PDT 24 Mar 21 02:33:16 PM PDT 24 249417765 ps
T336 /workspace/coverage/cover_reg_top/19.otp_ctrl_same_csr_outstanding.134481620 Mar 21 02:33:45 PM PDT 24 Mar 21 02:33:49 PM PDT 24 272536702 ps
T337 /workspace/coverage/cover_reg_top/16.otp_ctrl_csr_rw.780229896 Mar 21 02:33:29 PM PDT 24 Mar 21 02:33:32 PM PDT 24 44031160 ps
T370 /workspace/coverage/cover_reg_top/6.otp_ctrl_tl_intg_err.3503792758 Mar 21 02:33:02 PM PDT 24 Mar 21 02:33:14 PM PDT 24 10764226451 ps
T338 /workspace/coverage/cover_reg_top/12.otp_ctrl_same_csr_outstanding.3683401977 Mar 21 02:33:13 PM PDT 24 Mar 21 02:33:15 PM PDT 24 73375137 ps
T1234 /workspace/coverage/cover_reg_top/8.otp_ctrl_tl_errors.3682605689 Mar 21 02:33:12 PM PDT 24 Mar 21 02:33:17 PM PDT 24 121740679 ps
T1235 /workspace/coverage/cover_reg_top/24.otp_ctrl_intr_test.4036532928 Mar 21 02:33:46 PM PDT 24 Mar 21 02:33:48 PM PDT 24 38642306 ps
T1236 /workspace/coverage/cover_reg_top/14.otp_ctrl_csr_mem_rw_with_rand_reset.799825088 Mar 21 02:33:30 PM PDT 24 Mar 21 02:33:34 PM PDT 24 121379450 ps
T339 /workspace/coverage/cover_reg_top/13.otp_ctrl_same_csr_outstanding.1688117675 Mar 21 02:33:28 PM PDT 24 Mar 21 02:33:31 PM PDT 24 177845977 ps
T1237 /workspace/coverage/cover_reg_top/2.otp_ctrl_csr_hw_reset.2864372901 Mar 21 02:32:32 PM PDT 24 Mar 21 02:32:35 PM PDT 24 215596904 ps
T373 /workspace/coverage/cover_reg_top/10.otp_ctrl_tl_intg_err.2499566978 Mar 21 02:33:13 PM PDT 24 Mar 21 02:33:32 PM PDT 24 1338569197 ps
T1238 /workspace/coverage/cover_reg_top/14.otp_ctrl_tl_errors.3124159878 Mar 21 02:33:29 PM PDT 24 Mar 21 02:33:34 PM PDT 24 97696841 ps
T1239 /workspace/coverage/cover_reg_top/2.otp_ctrl_csr_mem_rw_with_rand_reset.4167127178 Mar 21 02:32:32 PM PDT 24 Mar 21 02:32:34 PM PDT 24 71009167 ps
T1240 /workspace/coverage/cover_reg_top/29.otp_ctrl_intr_test.2638003992 Mar 21 02:33:44 PM PDT 24 Mar 21 02:33:45 PM PDT 24 51407108 ps
T1241 /workspace/coverage/cover_reg_top/7.otp_ctrl_same_csr_outstanding.4085108053 Mar 21 02:33:24 PM PDT 24 Mar 21 02:33:27 PM PDT 24 112130267 ps
T1242 /workspace/coverage/cover_reg_top/31.otp_ctrl_intr_test.1095787464 Mar 21 02:33:41 PM PDT 24 Mar 21 02:33:42 PM PDT 24 41149502 ps
T1243 /workspace/coverage/cover_reg_top/20.otp_ctrl_intr_test.3185756574 Mar 21 02:33:39 PM PDT 24 Mar 21 02:33:40 PM PDT 24 45392958 ps
T1244 /workspace/coverage/cover_reg_top/48.otp_ctrl_intr_test.160039764 Mar 21 02:33:38 PM PDT 24 Mar 21 02:33:40 PM PDT 24 82640455 ps
T1245 /workspace/coverage/cover_reg_top/1.otp_ctrl_mem_partial_access.3481006620 Mar 21 02:32:28 PM PDT 24 Mar 21 02:32:29 PM PDT 24 68836121 ps
T1246 /workspace/coverage/cover_reg_top/0.otp_ctrl_intr_test.2005099132 Mar 21 02:32:12 PM PDT 24 Mar 21 02:32:13 PM PDT 24 64574555 ps
T1247 /workspace/coverage/cover_reg_top/2.otp_ctrl_mem_partial_access.3574713955 Mar 21 02:32:30 PM PDT 24 Mar 21 02:32:32 PM PDT 24 38517717 ps
T1248 /workspace/coverage/cover_reg_top/28.otp_ctrl_intr_test.3552270568 Mar 21 02:33:45 PM PDT 24 Mar 21 02:33:46 PM PDT 24 84347438 ps
T1249 /workspace/coverage/cover_reg_top/7.otp_ctrl_intr_test.2621288887 Mar 21 02:33:21 PM PDT 24 Mar 21 02:33:23 PM PDT 24 41914110 ps
T1250 /workspace/coverage/cover_reg_top/3.otp_ctrl_same_csr_outstanding.1896041527 Mar 21 02:32:43 PM PDT 24 Mar 21 02:32:46 PM PDT 24 142156769 ps
T1251 /workspace/coverage/cover_reg_top/34.otp_ctrl_intr_test.217639669 Mar 21 02:33:40 PM PDT 24 Mar 21 02:33:41 PM PDT 24 134189159 ps
T1252 /workspace/coverage/cover_reg_top/16.otp_ctrl_intr_test.1713716502 Mar 21 02:33:32 PM PDT 24 Mar 21 02:33:34 PM PDT 24 62867176 ps
T1253 /workspace/coverage/cover_reg_top/15.otp_ctrl_tl_errors.1410788115 Mar 21 02:33:30 PM PDT 24 Mar 21 02:33:36 PM PDT 24 138035807 ps
T1254 /workspace/coverage/cover_reg_top/1.otp_ctrl_mem_walk.1196933301 Mar 21 02:32:28 PM PDT 24 Mar 21 02:32:29 PM PDT 24 39831898 ps
T1255 /workspace/coverage/cover_reg_top/5.otp_ctrl_csr_rw.2870266058 Mar 21 02:33:01 PM PDT 24 Mar 21 02:33:04 PM PDT 24 39632539 ps
T311 /workspace/coverage/cover_reg_top/7.otp_ctrl_csr_rw.318687015 Mar 21 02:33:14 PM PDT 24 Mar 21 02:33:17 PM PDT 24 545793425 ps
T312 /workspace/coverage/cover_reg_top/10.otp_ctrl_csr_rw.1369542351 Mar 21 02:33:13 PM PDT 24 Mar 21 02:33:16 PM PDT 24 99495316 ps
T1256 /workspace/coverage/cover_reg_top/17.otp_ctrl_same_csr_outstanding.1250286068 Mar 21 02:33:33 PM PDT 24 Mar 21 02:33:35 PM PDT 24 126291925 ps
T1257 /workspace/coverage/cover_reg_top/4.otp_ctrl_csr_bit_bash.3905333317 Mar 21 02:32:49 PM PDT 24 Mar 21 02:32:55 PM PDT 24 332835254 ps
T1258 /workspace/coverage/cover_reg_top/6.otp_ctrl_same_csr_outstanding.1274696388 Mar 21 02:33:02 PM PDT 24 Mar 21 02:33:06 PM PDT 24 805765507 ps
T1259 /workspace/coverage/cover_reg_top/13.otp_ctrl_tl_errors.3326698103 Mar 21 02:33:29 PM PDT 24 Mar 21 02:33:34 PM PDT 24 60702734 ps
T1260 /workspace/coverage/cover_reg_top/27.otp_ctrl_intr_test.3351577751 Mar 21 02:33:45 PM PDT 24 Mar 21 02:33:47 PM PDT 24 114102569 ps
T1261 /workspace/coverage/cover_reg_top/2.otp_ctrl_intr_test.2346433972 Mar 21 02:32:28 PM PDT 24 Mar 21 02:32:30 PM PDT 24 138222701 ps
T1262 /workspace/coverage/cover_reg_top/40.otp_ctrl_intr_test.3394431730 Mar 21 02:33:40 PM PDT 24 Mar 21 02:33:42 PM PDT 24 39175815 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%