Assertions
dashboard | hierarchy | modlist | groups | tests | asserts
Assertions by Category
ASSERTPROPERTIESSEQUENCES
Total1451020
Category 01451020

Assertions by Severity
ASSERTPROPERTIESSEQUENCES
Total1451020
Severity 01451020

Summary for Assertions
NUMBERPERCENT
Total Number1451100.00
Uncovered543.72
Success139796.28
Failure00.00
Incomplete110.76
Without Attempts50.34

Summary for Cover Sequences
NUMBERPERCENT
Total Number20100.00
Uncovered00.00
All Matches20100.00
First Matches20100.00
Go previous page
ASSERTIONSCATEGORYSEVERITYATTEMPTSREAL SUCCESSESFAILURESINCOMPLETE
tb.dut.gen_partitions[4].gen_unbuffered.u_part_unbuf.gen_ecc_reg.u_otp_ctrl_ecc_reg.RDataOutKnown_A 0046497309246408896800
tb.dut.gen_partitions[4].gen_unbuffered.u_part_unbuf.gen_ecc_reg.u_otp_ctrl_ecc_reg.WidthMustBe64bit_A 001148114800
tb.dut.gen_partitions[4].gen_unbuffered.u_part_unbuf.u_prim_mubi8_sender_read_lock_pre.OutputsKnown_A 0046497309246408896800
tb.dut.gen_partitions[4].gen_unbuffered.u_part_unbuf.u_prim_mubi8_sender_write_lock_pre.OutputsKnown_A 0046497309246408896800
tb.dut.gen_partitions[4].gen_unbuffered.u_part_unbuf.u_state_regs.AssertConnected_A 001148114800
tb.dut.gen_partitions[4].gen_unbuffered.u_part_unbuf.u_state_regs_A 0046497309246408896800
tb.dut.gen_partitions[5].gen_buffered.FpvSecCmCntPartBufCheck_A 004649730925000
tb.dut.gen_partitions[5].gen_buffered.FpvSecCmCtrlPartBufFsmCheck_A 004649730925000
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.AccessKnown_A 0046497309246408896800
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.BypassEnable1_A 0046497309246408896800
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.CnstyChkAckKnown_A 0046497309246408896800
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.DataKnown_A 0046497309246408896800
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.DigestKnown_A 0046497309246408896800
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.DigestOffsetMustBeRepresentable_A 001148114800
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.ErrorKnown_A 0046497309246408896800
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.InitDoneKnown_A 0046497309246408896800
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.InitReadLocksPartition_A 0046497309210853657200
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.InitWriteLocksPartition_A 0046497309210853657200
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.IntegChkAckKnown_A 0046497309246408896800
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.OffsetMustBeBlockAligned_A 001148114800
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.OtpAddrKnown_A 0046497309246408896800
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.OtpCmdKnown_A 0046497309246408896800
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.OtpReqKnown_A 0046497309246408896800
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.OtpSizeKnown_A 0046497309246408896800
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.OtpWdataKnown_A 0046497309246408896800
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.ReadLockImpliesDigest_A 0046497309246408896800
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.ScrmblCmdKnown_A 0046497309246408896800
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.ScrmblDataKnown_A 0046468823746380411300
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.ScrmblModeKnown_A 0046497309246408896800
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.ScrmblMtxReqKnown_A 0046497309246408896800
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.ScrmblSelKnown_A 0046497309246408896800
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.ScrmblValidKnown_A 0046497309246408896800
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.SizeMustBeBlockAligned_A 001148114800
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.WriteLockPropagation_A 00464973092191439900
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.gen_digest_write_lock.DigestWriteLocksPartition_A 004649730922337843000
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.gen_digest_write_lock.u_prim_mubi8_sender_write_lock.OutputsKnown_A 0046497309246408896800
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.u_otp_ctrl_ecc_reg.DataKnown_A 0046497309246408896800
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.u_otp_ctrl_ecc_reg.DataOutKnown_A 0046497309246408896800
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.u_otp_ctrl_ecc_reg.EccErrKnown_A 0046497309246408896800
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.u_otp_ctrl_ecc_reg.EccKnown_A 0046497309246408896800
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.u_otp_ctrl_ecc_reg.RDataOutKnown_A 0046497309246408896800
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.u_otp_ctrl_ecc_reg.WidthMustBe64bit_A 001148114800
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.u_prim_mubi8_sender_read_lock_pre.OutputsKnown_A 0046497309246408896800
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.u_prim_mubi8_sender_write_lock_pre.OutputsKnown_A 0046497309246408896800
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.u_state_regs.AssertConnected_A 001148114800
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.u_state_regs_A 0046497309246408896800
tb.dut.gen_partitions[6].gen_buffered.FpvSecCmCntPartBufCheck_A 004649730925000
tb.dut.gen_partitions[6].gen_buffered.FpvSecCmCtrlPartBufFsmCheck_A 004649730925000
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.AccessKnown_A 0046497309246408896800
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.BypassEnable1_A 0046497309246408896800
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.CnstyChkAckKnown_A 0046497309246408896800
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.DataKnown_A 0046497309246408896800
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.DigestKnown_A 0046497309246408896800
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.DigestOffsetMustBeRepresentable_A 001148114800
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.ErrorKnown_A 0046497309246408896800
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.InitDoneKnown_A 0046497309246408896800
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.InitReadLocksPartition_A 0046497309210083743900
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.InitWriteLocksPartition_A 0046497309210083743900
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.IntegChkAckKnown_A 0046497309246408896800
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.OffsetMustBeBlockAligned_A 001148114800
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.OtpAddrKnown_A 0046497309246408896800
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.OtpCmdKnown_A 0046497309246408896800
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.OtpReqKnown_A 0046497309246408896800
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.OtpSizeKnown_A 0046497309246408896800
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.OtpWdataKnown_A 0046497309246408896800
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.ReadLockImpliesDigest_A 0046497309246408896800
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.ScrmblCmdKnown_A 0046497309246408896800
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.ScrmblDataKnown_A 0046468823746380411300
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.ScrmblModeKnown_A 0046497309246408896800
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.ScrmblMtxReqKnown_A 0046497309246408896800
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.ScrmblSelKnown_A 0046497309246408896800
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.ScrmblValidKnown_A 0046497309246408896800
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.SizeMustBeBlockAligned_A 001148114800
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.WriteLockPropagation_A 00464973092227827600
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.gen_digest_write_lock.DigestWriteLocksPartition_A 004649730922598245500
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.gen_digest_write_lock.u_prim_mubi8_sender_write_lock.OutputsKnown_A 0046497309246408896800
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.u_otp_ctrl_ecc_reg.DataKnown_A 0046497309246408896800
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.u_otp_ctrl_ecc_reg.DataOutKnown_A 0046497309246408896800
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.u_otp_ctrl_ecc_reg.EccErrKnown_A 0046497309246408896800
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.u_otp_ctrl_ecc_reg.EccKnown_A 0046497309246408896800
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.u_otp_ctrl_ecc_reg.RDataOutKnown_A 0046497309246408896800
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.u_otp_ctrl_ecc_reg.WidthMustBe64bit_A 001148114800
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.u_prim_mubi8_sender_read_lock_pre.OutputsKnown_A 0046497309246408896800
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.u_prim_mubi8_sender_write_lock_pre.OutputsKnown_A 0046497309246408896800
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.u_state_regs.AssertConnected_A 001148114800
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.u_state_regs_A 0046497309246408896800
tb.dut.gen_partitions[7].gen_buffered.FpvSecCmCntPartBufCheck_A 004649730925000
tb.dut.gen_partitions[7].gen_buffered.FpvSecCmCtrlPartBufFsmCheck_A 004649730925000
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.AccessKnown_A 0046497309246408896800
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.BypassEnable0_A 0046497309246408896800
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.BypassEnable1_A 0046497309246408896800
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.CnstyChkAckKnown_A 0046497309246408896800
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.DataKnown_A 0046497309246408896800
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.DigestKnown_A 0046497309246408896800
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.DigestOffsetMustBeRepresentable_A 001148114800
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.ErrorKnown_A 0046497309246408896800
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.InitDoneKnown_A 0046497309246408896800
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.InitReadLocksPartition_A 0046497309210629247400
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.InitWriteLocksPartition_A 0046497309210629247400
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.IntegChkAckKnown_A 0046497309246408896800
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.OffsetMustBeBlockAligned_A 001148114800
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.OtpAddrKnown_A 0046497309246408896800
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.OtpCmdKnown_A 0046497309246408896800
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.OtpReqKnown_A 0046497309246408896800
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.OtpSizeKnown_A 0046497309246408896800
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.OtpWdataKnown_A 0046497309246408896800
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.ReadLockImpliesDigest_A 0046497309246408896800
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.ReadLockPropagation_A 00464973092174632000
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.ScrambledImpliesDigest_A 0046497309246408896800
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.ScrmblCmdKnown_A 0046497309246408896800
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.ScrmblDataKnown_A 0046497309246408896800
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.ScrmblModeKnown_A 0046497309246408896800
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.ScrmblMtxReqKnown_A 0046497309246408896800
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.ScrmblSelKnown_A 0046497309246408896800
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.ScrmblValidKnown_A 0046497309246408896800
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.SizeMustBeBlockAligned_A 001148114800
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.WriteLockImpliesDigest_A 0046497309246408896800
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.WriteLockPropagation_A 00464973092206586400
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.gen_digest_read_lock.DigestReadLocksPartition_A 004649730922311661100
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.gen_digest_read_lock.u_prim_mubi8_sender_read_lock.OutputsKnown_A 0046497309246408896800
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.gen_digest_write_lock.DigestWriteLocksPartition_A 004649730922311661100
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.gen_digest_write_lock.u_prim_mubi8_sender_write_lock.OutputsKnown_A 0046497309246408896800
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.u_otp_ctrl_ecc_reg.DataKnown_A 0046497309246408896800
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.u_otp_ctrl_ecc_reg.DataOutKnown_A 0046497309246408896800
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.u_otp_ctrl_ecc_reg.EccErrKnown_A 0046497309246408896800
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.u_otp_ctrl_ecc_reg.EccKnown_A 0046497309246408896800
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.u_otp_ctrl_ecc_reg.RDataOutKnown_A 0046497309246408896800
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.u_otp_ctrl_ecc_reg.WidthMustBe64bit_A 001148114800
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.u_prim_mubi8_sender_read_lock_pre.OutputsKnown_A 0046497309246408896800
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.u_prim_mubi8_sender_write_lock_pre.OutputsKnown_A 0046497309246408896800
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.u_state_regs.AssertConnected_A 001148114800
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.u_state_regs_A 0046497309246408896800
tb.dut.gen_partitions[8].gen_buffered.FpvSecCmCntPartBufCheck_A 004649730925000
tb.dut.gen_partitions[8].gen_buffered.FpvSecCmCtrlPartBufFsmCheck_A 004649730925000
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.AccessKnown_A 0046497309246408896800
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.BypassEnable0_A 0046497309246408896800
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.BypassEnable1_A 0046497309246408896800
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.CnstyChkAckKnown_A 0046497309246408896800
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.DataKnown_A 0046497309246408896800
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.DigestKnown_A 0046497309246408896800
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.DigestOffsetMustBeRepresentable_A 001148114800
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.ErrorKnown_A 0046497309246408896800
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.InitDoneKnown_A 0046497309246408896800
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.InitReadLocksPartition_A 0046497309211630024600
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.InitWriteLocksPartition_A 0046497309211630024600
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.IntegChkAckKnown_A 0046497309246408896800
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.OffsetMustBeBlockAligned_A 001148114800
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.OtpAddrKnown_A 0046497309246408896800
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.OtpCmdKnown_A 0046497309246408896800
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.OtpReqKnown_A 0046497309246408896800
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.OtpSizeKnown_A 0046497309246408896800
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.OtpWdataKnown_A 0046497309246408896800
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.ReadLockImpliesDigest_A 0046497309246408896800
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.ReadLockPropagation_A 00464973092210076700
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.ScrambledImpliesDigest_A 0046497309246408896800
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.ScrmblCmdKnown_A 0046497309246408896800
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.ScrmblDataKnown_A 0046497309246408896800
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.ScrmblModeKnown_A 0046497309246408896800
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.ScrmblMtxReqKnown_A 0046497309246408896800
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.ScrmblSelKnown_A 0046497309246408896800
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.ScrmblValidKnown_A 0046497309246408896800
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.SizeMustBeBlockAligned_A 001148114800
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.WriteLockImpliesDigest_A 0046497309246408896800
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.WriteLockPropagation_A 00464973092225995000
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.gen_digest_read_lock.DigestReadLocksPartition_A 004649730922176673500
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.gen_digest_read_lock.u_prim_mubi8_sender_read_lock.OutputsKnown_A 0046497309246408896800
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.gen_digest_write_lock.DigestWriteLocksPartition_A 004649730922176673500
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.gen_digest_write_lock.u_prim_mubi8_sender_write_lock.OutputsKnown_A 0046497309246408896800
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.u_otp_ctrl_ecc_reg.DataKnown_A 0046497309246408896800
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.u_otp_ctrl_ecc_reg.DataOutKnown_A 0046497309246408896800
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.u_otp_ctrl_ecc_reg.EccErrKnown_A 0046497309246408896800
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.u_otp_ctrl_ecc_reg.EccKnown_A 0046497309246408896800
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.u_otp_ctrl_ecc_reg.RDataOutKnown_A 0046497309246408896800
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.u_otp_ctrl_ecc_reg.WidthMustBe64bit_A 001148114800
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.u_prim_mubi8_sender_read_lock_pre.OutputsKnown_A 0046497309246408896800
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.u_prim_mubi8_sender_write_lock_pre.OutputsKnown_A 0046497309246408896800
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.u_state_regs.AssertConnected_A 001148114800
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.u_state_regs_A 0046497309246408896800
tb.dut.gen_partitions[9].gen_buffered.FpvSecCmCntPartBufCheck_A 004649730925000
tb.dut.gen_partitions[9].gen_buffered.FpvSecCmCtrlPartBufFsmCheck_A 004649730925000
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.AccessKnown_A 0046497309246408896800
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.BypassEnable0_A 0046497309246408896800
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.BypassEnable1_A 0046497309246408896800
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.CnstyChkAckKnown_A 0046497309246408896800
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.DataKnown_A 0046497309246408896800
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.DigestKnown_A 0046497309246408896800
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.DigestOffsetMustBeRepresentable_A 001148114800
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.ErrorKnown_A 0046497309246408896800
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.InitDoneKnown_A 0046497309246408896800
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.InitReadLocksPartition_A 0046497309212071742900
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.InitWriteLocksPartition_A 0046497309212071742900
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.IntegChkAckKnown_A 0046497309246408896800
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.OffsetMustBeBlockAligned_A 001148114800
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.OtpAddrKnown_A 0046497309246408896800
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.OtpCmdKnown_A 0046497309246408896800
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.OtpReqKnown_A 0046497309246408896800
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.OtpSizeKnown_A 0046497309246408896800
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.OtpWdataKnown_A 0046497309246408896800
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.ReadLockImpliesDigest_A 0046497309246408896800
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.ReadLockPropagation_A 0046497309225582474000
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.ScrambledImpliesDigest_A 0046497309246408896800
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.ScrmblCmdKnown_A 0046497309246408896800
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.ScrmblDataKnown_A 0046497309246408896800
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.ScrmblModeKnown_A 0046497309246408896800
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.ScrmblMtxReqKnown_A 0046497309246408896800
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.ScrmblSelKnown_A 0046497309246408896800
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.ScrmblValidKnown_A 0046497309246408896800
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.SizeMustBeBlockAligned_A 001148114800
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.WriteLockImpliesDigest_A 0046497309246408896800
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.WriteLockPropagation_A 0046497309225579050000
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.gen_digest_read_lock.DigestReadLocksPartition_A 004649730921567915100
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.gen_digest_read_lock.u_prim_mubi8_sender_read_lock.OutputsKnown_A 0046497309246408896800
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.gen_digest_write_lock.DigestWriteLocksPartition_A 004649730921567915100
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.gen_digest_write_lock.u_prim_mubi8_sender_write_lock.OutputsKnown_A 0046497309246408896800
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.u_otp_ctrl_ecc_reg.DataKnown_A 0046497309246408896800
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.u_otp_ctrl_ecc_reg.DataOutKnown_A 0046497309246408896800
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.u_otp_ctrl_ecc_reg.EccErrKnown_A 0046497309246408896800
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.u_otp_ctrl_ecc_reg.EccKnown_A 0046497309246408896800
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.u_otp_ctrl_ecc_reg.RDataOutKnown_A 0046497309246408896800
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.u_otp_ctrl_ecc_reg.WidthMustBe64bit_A 001148114800
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.u_prim_mubi8_sender_read_lock_pre.OutputsKnown_A 0046497309246408896800
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.u_prim_mubi8_sender_write_lock_pre.OutputsKnown_A 0046497309246408896800
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.u_state_regs.AssertConnected_A 001148114800
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.u_state_regs_A 0046497309246408896800
tb.dut.gen_reg_we_assert_generic.FpvSecCmPrimFsmCheck_A 004649730925000
tb.dut.gen_reg_we_assert_generic.FpvSecCmPrimRegWeOnehotCheck_A 004649730925000
tb.dut.otp_ctrl_core_csr_assert.TlulOOBAddrErr_A 00467836650806913300
tb.dut.otp_ctrl_core_csr_assert.check_regwen_rd_A 00467836650351900
tb.dut.otp_ctrl_core_csr_assert.check_timeout_rd_A 00467836650327500
tb.dut.otp_ctrl_core_csr_assert.check_trigger_regwen_rd_A 00467836650344600
tb.dut.otp_ctrl_core_csr_assert.consistency_check_period_rd_A 00467836650365000
tb.dut.otp_ctrl_core_csr_assert.creator_sw_cfg_read_lock_rd_A 00467836650311800
tb.dut.otp_ctrl_core_csr_assert.direct_access_address_rd_A 00467836650230800
tb.dut.otp_ctrl_core_csr_assert.direct_access_wdata_0_rd_A 00467836650145200
tb.dut.otp_ctrl_core_csr_assert.direct_access_wdata_1_rd_A 00467836650153800
tb.dut.otp_ctrl_core_csr_assert.integrity_check_period_rd_A 00467836650370200
tb.dut.otp_ctrl_core_csr_assert.intr_enable_rd_A 00467836650429900
tb.dut.otp_ctrl_core_csr_assert.owner_sw_cfg_read_lock_rd_A 00467836650292500
tb.dut.otp_ctrl_core_csr_assert.rot_creator_auth_codesign_read_lock_rd_A 00467836650335800
tb.dut.otp_ctrl_core_csr_assert.rot_creator_auth_state_read_lock_rd_A 00467836650296900
tb.dut.otp_ctrl_core_csr_assert.vendor_test_read_lock_rd_A 00467836650317200
tb.dut.prim_tlul_assert_device.aKnown_A 004678366502656957800
tb.dut.prim_tlul_assert_device.aKnown_AKnownEnable 0046783665046690267700
tb.dut.prim_tlul_assert_device.aReadyKnown_A 0046783665046690267700
tb.dut.prim_tlul_assert_device.dKnown_A 004678366503483640200
tb.dut.prim_tlul_assert_device.dKnown_AKnownEnable 0046783665046690267700
tb.dut.prim_tlul_assert_device.dReadyKnown_A 0046783665046690267700
tb.dut.prim_tlul_assert_device.gen_assert_final[0].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[100].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[101].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[102].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[103].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[104].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[105].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[106].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[107].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[108].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[109].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[10].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[110].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[111].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[112].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[113].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[114].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[115].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[116].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[117].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[118].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[119].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[11].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[120].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[121].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[122].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[123].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[124].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[125].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[126].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[127].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[128].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[129].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[12].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[130].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[131].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[132].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[133].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[134].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[135].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[136].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[137].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[138].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[139].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[13].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[140].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[141].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[142].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[143].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[144].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[145].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[146].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[147].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[148].noOutstandingReqsAtEndOfSim_A 001323132300
tb.dut.prim_tlul_assert_device.gen_assert_final[149].noOutstandingReqsAtEndOfSim_A 001323132300
Go next page
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%