Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
94.87 93.83 96.38 95.62 91.65 97.00 96.33 93.28


Total test records in report: 1325
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html | tests27.html

T1074 /workspace/coverage/default/23.otp_ctrl_parallel_key_req.622128974 Apr 18 03:40:31 PM PDT 24 Apr 18 03:40:49 PM PDT 24 1311096689 ps
T1075 /workspace/coverage/default/11.otp_ctrl_parallel_lc_req.91599951 Apr 18 03:38:51 PM PDT 24 Apr 18 03:39:03 PM PDT 24 1382538103 ps
T1076 /workspace/coverage/default/72.otp_ctrl_init_fail.3235875328 Apr 18 03:44:23 PM PDT 24 Apr 18 03:44:27 PM PDT 24 200302646 ps
T1077 /workspace/coverage/default/27.otp_ctrl_stress_all_with_rand_reset.2869925969 Apr 18 03:41:05 PM PDT 24 Apr 18 04:23:33 PM PDT 24 80453480435 ps
T1078 /workspace/coverage/default/33.otp_ctrl_dai_lock.313158876 Apr 18 03:41:46 PM PDT 24 Apr 18 03:42:08 PM PDT 24 1850256055 ps
T1079 /workspace/coverage/default/9.otp_ctrl_macro_errs.748256769 Apr 18 03:38:37 PM PDT 24 Apr 18 03:39:24 PM PDT 24 5425828768 ps
T1080 /workspace/coverage/default/4.otp_ctrl_check_fail.1090448664 Apr 18 03:37:21 PM PDT 24 Apr 18 03:37:25 PM PDT 24 483141898 ps
T1081 /workspace/coverage/default/21.otp_ctrl_parallel_lc_req.4270311944 Apr 18 03:40:16 PM PDT 24 Apr 18 03:40:27 PM PDT 24 353856790 ps
T1082 /workspace/coverage/default/48.otp_ctrl_parallel_lc_req.1591284087 Apr 18 03:43:36 PM PDT 24 Apr 18 03:44:03 PM PDT 24 790646940 ps
T1083 /workspace/coverage/default/24.otp_ctrl_smoke.2659365041 Apr 18 03:40:41 PM PDT 24 Apr 18 03:40:49 PM PDT 24 3859502366 ps
T1084 /workspace/coverage/default/3.otp_ctrl_background_chks.3760611580 Apr 18 03:37:00 PM PDT 24 Apr 18 03:37:55 PM PDT 24 25736341492 ps
T1085 /workspace/coverage/default/5.otp_ctrl_test_access.3517112455 Apr 18 03:37:46 PM PDT 24 Apr 18 03:38:11 PM PDT 24 690369407 ps
T1086 /workspace/coverage/default/98.otp_ctrl_stress_all_with_rand_reset.1351517417 Apr 18 03:45:00 PM PDT 24 Apr 18 04:10:34 PM PDT 24 520471897064 ps
T166 /workspace/coverage/default/103.otp_ctrl_init_fail.3114200282 Apr 18 03:45:01 PM PDT 24 Apr 18 03:45:07 PM PDT 24 1480091529 ps
T210 /workspace/coverage/default/64.otp_ctrl_init_fail.113867961 Apr 18 03:44:11 PM PDT 24 Apr 18 03:44:16 PM PDT 24 189527571 ps
T211 /workspace/coverage/default/135.otp_ctrl_init_fail.796228459 Apr 18 03:45:34 PM PDT 24 Apr 18 03:45:39 PM PDT 24 175938235 ps
T212 /workspace/coverage/default/10.otp_ctrl_parallel_key_req.1449018400 Apr 18 03:38:46 PM PDT 24 Apr 18 03:39:09 PM PDT 24 1370091093 ps
T213 /workspace/coverage/default/42.otp_ctrl_parallel_key_req.259945695 Apr 18 03:42:53 PM PDT 24 Apr 18 03:43:06 PM PDT 24 856401011 ps
T214 /workspace/coverage/default/189.otp_ctrl_init_fail.1049959528 Apr 18 03:46:43 PM PDT 24 Apr 18 03:46:47 PM PDT 24 171518152 ps
T215 /workspace/coverage/default/117.otp_ctrl_init_fail.2687732882 Apr 18 03:45:18 PM PDT 24 Apr 18 03:45:22 PM PDT 24 137116769 ps
T216 /workspace/coverage/default/57.otp_ctrl_init_fail.512597734 Apr 18 03:44:02 PM PDT 24 Apr 18 03:44:06 PM PDT 24 322438768 ps
T217 /workspace/coverage/default/22.otp_ctrl_dai_errs.2743111986 Apr 18 03:40:25 PM PDT 24 Apr 18 03:40:38 PM PDT 24 219137776 ps
T218 /workspace/coverage/default/162.otp_ctrl_parallel_lc_esc.2645825876 Apr 18 03:46:04 PM PDT 24 Apr 18 03:46:26 PM PDT 24 384612750 ps
T1087 /workspace/coverage/default/39.otp_ctrl_parallel_lc_esc.855557204 Apr 18 03:42:29 PM PDT 24 Apr 18 03:42:40 PM PDT 24 476058532 ps
T287 /workspace/coverage/default/66.otp_ctrl_stress_all_with_rand_reset.1528800228 Apr 18 03:44:10 PM PDT 24 Apr 18 03:47:30 PM PDT 24 24725451700 ps
T1088 /workspace/coverage/default/33.otp_ctrl_parallel_key_req.3640789275 Apr 18 03:41:49 PM PDT 24 Apr 18 03:42:04 PM PDT 24 793097587 ps
T1089 /workspace/coverage/default/157.otp_ctrl_parallel_lc_esc.371313148 Apr 18 03:45:56 PM PDT 24 Apr 18 03:46:02 PM PDT 24 630746670 ps
T1090 /workspace/coverage/default/2.otp_ctrl_dai_errs.1781357813 Apr 18 03:36:49 PM PDT 24 Apr 18 03:37:10 PM PDT 24 713439012 ps
T1091 /workspace/coverage/default/17.otp_ctrl_parallel_key_req.3942935447 Apr 18 03:39:48 PM PDT 24 Apr 18 03:39:58 PM PDT 24 6527423138 ps
T1092 /workspace/coverage/default/37.otp_ctrl_macro_errs.2322126844 Apr 18 03:42:20 PM PDT 24 Apr 18 03:42:51 PM PDT 24 2029466965 ps
T207 /workspace/coverage/default/19.otp_ctrl_parallel_lc_esc.1057881295 Apr 18 03:40:05 PM PDT 24 Apr 18 03:40:18 PM PDT 24 5113800391 ps
T1093 /workspace/coverage/default/19.otp_ctrl_alert_test.2608281203 Apr 18 03:40:11 PM PDT 24 Apr 18 03:40:14 PM PDT 24 147172230 ps
T1094 /workspace/coverage/default/199.otp_ctrl_init_fail.529027462 Apr 18 03:46:32 PM PDT 24 Apr 18 03:46:38 PM PDT 24 379322403 ps
T1095 /workspace/coverage/default/23.otp_ctrl_parallel_lc_req.3553215133 Apr 18 03:40:30 PM PDT 24 Apr 18 03:40:58 PM PDT 24 2987227679 ps
T1096 /workspace/coverage/default/12.otp_ctrl_check_fail.2141021760 Apr 18 03:39:09 PM PDT 24 Apr 18 03:39:39 PM PDT 24 14018192146 ps
T1097 /workspace/coverage/default/17.otp_ctrl_alert_test.2417529260 Apr 18 03:39:50 PM PDT 24 Apr 18 03:39:52 PM PDT 24 637421693 ps
T1098 /workspace/coverage/default/139.otp_ctrl_parallel_lc_esc.2351986083 Apr 18 03:45:39 PM PDT 24 Apr 18 03:45:45 PM PDT 24 185995075 ps
T1099 /workspace/coverage/default/118.otp_ctrl_init_fail.314518170 Apr 18 03:45:24 PM PDT 24 Apr 18 03:45:29 PM PDT 24 327031770 ps
T235 /workspace/coverage/default/1.otp_ctrl_sec_cm.2315302048 Apr 18 03:36:42 PM PDT 24 Apr 18 03:40:00 PM PDT 24 13605724509 ps
T137 /workspace/coverage/default/179.otp_ctrl_init_fail.4156197973 Apr 18 03:46:12 PM PDT 24 Apr 18 03:46:17 PM PDT 24 206165277 ps
T1100 /workspace/coverage/default/61.otp_ctrl_stress_all_with_rand_reset.1911892567 Apr 18 03:44:07 PM PDT 24 Apr 18 03:54:01 PM PDT 24 209041322136 ps
T1101 /workspace/coverage/default/29.otp_ctrl_check_fail.1797121352 Apr 18 03:41:22 PM PDT 24 Apr 18 03:41:43 PM PDT 24 6744825218 ps
T1102 /workspace/coverage/default/0.otp_ctrl_regwen.569422361 Apr 18 03:36:10 PM PDT 24 Apr 18 03:36:17 PM PDT 24 388601495 ps
T1103 /workspace/coverage/default/99.otp_ctrl_stress_all_with_rand_reset.2781355631 Apr 18 03:45:04 PM PDT 24 Apr 18 03:56:36 PM PDT 24 58287523978 ps
T1104 /workspace/coverage/default/46.otp_ctrl_init_fail.510077256 Apr 18 03:43:19 PM PDT 24 Apr 18 03:43:22 PM PDT 24 118297809 ps
T1105 /workspace/coverage/default/38.otp_ctrl_parallel_lc_esc.3805662149 Apr 18 03:42:24 PM PDT 24 Apr 18 03:42:30 PM PDT 24 108217152 ps
T92 /workspace/coverage/default/96.otp_ctrl_init_fail.158644953 Apr 18 03:44:58 PM PDT 24 Apr 18 03:45:03 PM PDT 24 338752160 ps
T291 /workspace/coverage/default/81.otp_ctrl_stress_all_with_rand_reset.1158055899 Apr 18 03:44:34 PM PDT 24 Apr 18 04:13:10 PM PDT 24 187484641842 ps
T1106 /workspace/coverage/default/44.otp_ctrl_init_fail.802045436 Apr 18 03:43:03 PM PDT 24 Apr 18 03:43:07 PM PDT 24 119608275 ps
T36 /workspace/coverage/default/170.otp_ctrl_init_fail.3245338426 Apr 18 03:46:17 PM PDT 24 Apr 18 03:46:22 PM PDT 24 330190244 ps
T1107 /workspace/coverage/default/33.otp_ctrl_test_access.3261492817 Apr 18 03:41:48 PM PDT 24 Apr 18 03:41:53 PM PDT 24 332038610 ps
T1108 /workspace/coverage/default/67.otp_ctrl_parallel_lc_esc.2257707210 Apr 18 03:44:16 PM PDT 24 Apr 18 03:44:22 PM PDT 24 219767431 ps
T1109 /workspace/coverage/default/20.otp_ctrl_test_access.3686164925 Apr 18 03:40:16 PM PDT 24 Apr 18 03:40:53 PM PDT 24 6446359567 ps
T1110 /workspace/coverage/default/36.otp_ctrl_dai_lock.710847788 Apr 18 03:42:08 PM PDT 24 Apr 18 03:42:27 PM PDT 24 957441075 ps
T1111 /workspace/coverage/default/271.otp_ctrl_init_fail.1750408058 Apr 18 03:46:52 PM PDT 24 Apr 18 03:46:57 PM PDT 24 328407520 ps
T1112 /workspace/coverage/default/33.otp_ctrl_init_fail.2986070497 Apr 18 03:41:42 PM PDT 24 Apr 18 03:41:46 PM PDT 24 145820109 ps
T59 /workspace/coverage/default/47.otp_ctrl_check_fail.4289096871 Apr 18 03:43:32 PM PDT 24 Apr 18 03:43:54 PM PDT 24 629377435 ps
T1113 /workspace/coverage/default/37.otp_ctrl_test_access.1020957336 Apr 18 03:42:22 PM PDT 24 Apr 18 03:42:48 PM PDT 24 1603888002 ps
T1114 /workspace/coverage/default/88.otp_ctrl_parallel_lc_esc.423745772 Apr 18 03:44:48 PM PDT 24 Apr 18 03:44:53 PM PDT 24 558458305 ps
T1115 /workspace/coverage/default/40.otp_ctrl_test_access.3001775952 Apr 18 03:42:39 PM PDT 24 Apr 18 03:42:58 PM PDT 24 517367488 ps
T1116 /workspace/coverage/default/4.otp_ctrl_parallel_lc_req.2696066887 Apr 18 03:37:17 PM PDT 24 Apr 18 03:37:32 PM PDT 24 849869719 ps
T1117 /workspace/coverage/default/123.otp_ctrl_init_fail.1554751234 Apr 18 03:45:27 PM PDT 24 Apr 18 03:45:36 PM PDT 24 2568319764 ps
T1118 /workspace/coverage/default/15.otp_ctrl_dai_errs.101621115 Apr 18 03:39:34 PM PDT 24 Apr 18 03:39:47 PM PDT 24 462680540 ps
T167 /workspace/coverage/default/229.otp_ctrl_init_fail.2607838072 Apr 18 03:46:36 PM PDT 24 Apr 18 03:46:39 PM PDT 24 389969436 ps
T1119 /workspace/coverage/default/68.otp_ctrl_init_fail.1996949093 Apr 18 03:44:17 PM PDT 24 Apr 18 03:44:25 PM PDT 24 2275613947 ps
T1120 /workspace/coverage/default/23.otp_ctrl_macro_errs.4245317717 Apr 18 03:40:30 PM PDT 24 Apr 18 03:40:55 PM PDT 24 2268488512 ps
T1121 /workspace/coverage/default/21.otp_ctrl_smoke.3883730257 Apr 18 03:40:15 PM PDT 24 Apr 18 03:40:26 PM PDT 24 286633307 ps
T1122 /workspace/coverage/default/49.otp_ctrl_check_fail.3216413242 Apr 18 03:43:47 PM PDT 24 Apr 18 03:43:55 PM PDT 24 230529744 ps
T292 /workspace/coverage/default/20.otp_ctrl_stress_all_with_rand_reset.2018944757 Apr 18 03:40:17 PM PDT 24 Apr 18 04:00:01 PM PDT 24 55765176320 ps
T1123 /workspace/coverage/default/15.otp_ctrl_macro_errs.1061417502 Apr 18 03:39:36 PM PDT 24 Apr 18 03:39:47 PM PDT 24 511529718 ps
T1124 /workspace/coverage/default/70.otp_ctrl_init_fail.1758803985 Apr 18 03:44:20 PM PDT 24 Apr 18 03:44:24 PM PDT 24 116650796 ps
T1125 /workspace/coverage/default/228.otp_ctrl_init_fail.2544383110 Apr 18 03:46:36 PM PDT 24 Apr 18 03:46:40 PM PDT 24 294735267 ps
T1126 /workspace/coverage/default/5.otp_ctrl_dai_lock.138128461 Apr 18 03:37:42 PM PDT 24 Apr 18 03:37:57 PM PDT 24 1172387541 ps
T1127 /workspace/coverage/default/2.otp_ctrl_regwen.1765084946 Apr 18 03:36:55 PM PDT 24 Apr 18 03:37:07 PM PDT 24 310401779 ps
T1128 /workspace/coverage/default/17.otp_ctrl_test_access.4111666350 Apr 18 03:39:55 PM PDT 24 Apr 18 03:40:08 PM PDT 24 999481199 ps
T1129 /workspace/coverage/default/255.otp_ctrl_init_fail.2282060245 Apr 18 03:46:44 PM PDT 24 Apr 18 03:46:49 PM PDT 24 139368636 ps
T1130 /workspace/coverage/default/42.otp_ctrl_parallel_lc_req.1181642043 Apr 18 03:42:47 PM PDT 24 Apr 18 03:43:03 PM PDT 24 4670070183 ps
T1131 /workspace/coverage/default/36.otp_ctrl_smoke.2159724788 Apr 18 03:42:06 PM PDT 24 Apr 18 03:42:10 PM PDT 24 223188699 ps
T1132 /workspace/coverage/default/111.otp_ctrl_init_fail.1009813576 Apr 18 03:45:11 PM PDT 24 Apr 18 03:45:16 PM PDT 24 604998133 ps
T1133 /workspace/coverage/default/253.otp_ctrl_init_fail.2925761774 Apr 18 03:46:45 PM PDT 24 Apr 18 03:46:49 PM PDT 24 131673839 ps
T1134 /workspace/coverage/default/104.otp_ctrl_parallel_lc_esc.2373410489 Apr 18 03:45:08 PM PDT 24 Apr 18 03:45:13 PM PDT 24 546955137 ps
T1135 /workspace/coverage/default/169.otp_ctrl_init_fail.3661780610 Apr 18 03:46:10 PM PDT 24 Apr 18 03:46:15 PM PDT 24 397995020 ps
T1136 /workspace/coverage/default/70.otp_ctrl_stress_all_with_rand_reset.3511893719 Apr 18 03:44:20 PM PDT 24 Apr 18 04:03:39 PM PDT 24 49059605591 ps
T1137 /workspace/coverage/default/15.otp_ctrl_parallel_lc_req.2769507993 Apr 18 03:39:36 PM PDT 24 Apr 18 03:39:52 PM PDT 24 1265140039 ps
T1138 /workspace/coverage/default/17.otp_ctrl_stress_all_with_rand_reset.3590543365 Apr 18 03:39:50 PM PDT 24 Apr 18 04:10:52 PM PDT 24 77898189845 ps
T1139 /workspace/coverage/default/119.otp_ctrl_init_fail.3195861191 Apr 18 03:45:15 PM PDT 24 Apr 18 03:45:22 PM PDT 24 717592711 ps
T1140 /workspace/coverage/default/37.otp_ctrl_parallel_lc_req.3221919942 Apr 18 03:42:11 PM PDT 24 Apr 18 03:42:41 PM PDT 24 3020849204 ps
T1141 /workspace/coverage/default/7.otp_ctrl_test_access.3005309233 Apr 18 03:38:15 PM PDT 24 Apr 18 03:38:39 PM PDT 24 1491188940 ps
T1142 /workspace/coverage/default/17.otp_ctrl_regwen.1488119517 Apr 18 03:39:49 PM PDT 24 Apr 18 03:39:57 PM PDT 24 568241376 ps
T1143 /workspace/coverage/default/294.otp_ctrl_init_fail.669278780 Apr 18 03:46:59 PM PDT 24 Apr 18 03:47:04 PM PDT 24 251005234 ps
T1144 /workspace/coverage/default/94.otp_ctrl_init_fail.1161271978 Apr 18 03:44:53 PM PDT 24 Apr 18 03:44:57 PM PDT 24 217609252 ps
T1145 /workspace/coverage/default/47.otp_ctrl_stress_all.4207813930 Apr 18 03:43:29 PM PDT 24 Apr 18 03:46:52 PM PDT 24 72414901712 ps
T1146 /workspace/coverage/default/171.otp_ctrl_init_fail.2891872043 Apr 18 03:46:08 PM PDT 24 Apr 18 03:46:12 PM PDT 24 196041528 ps
T1147 /workspace/coverage/default/49.otp_ctrl_parallel_key_req.450398615 Apr 18 03:43:44 PM PDT 24 Apr 18 03:44:10 PM PDT 24 1494013246 ps
T1148 /workspace/coverage/default/26.otp_ctrl_parallel_lc_req.317990527 Apr 18 03:40:54 PM PDT 24 Apr 18 03:41:00 PM PDT 24 178296497 ps
T128 /workspace/coverage/default/4.otp_ctrl_parallel_lc_esc.608684282 Apr 18 03:37:16 PM PDT 24 Apr 18 03:37:23 PM PDT 24 976798267 ps
T1149 /workspace/coverage/default/12.otp_ctrl_parallel_lc_req.260773038 Apr 18 03:39:10 PM PDT 24 Apr 18 03:39:20 PM PDT 24 5812243963 ps
T1150 /workspace/coverage/default/8.otp_ctrl_parallel_key_req.2775521357 Apr 18 03:38:31 PM PDT 24 Apr 18 03:39:08 PM PDT 24 13093231003 ps
T1151 /workspace/coverage/default/27.otp_ctrl_regwen.3874023067 Apr 18 03:41:05 PM PDT 24 Apr 18 03:41:16 PM PDT 24 450130969 ps
T1152 /workspace/coverage/default/163.otp_ctrl_parallel_lc_esc.1918469372 Apr 18 03:46:00 PM PDT 24 Apr 18 03:46:06 PM PDT 24 97316656 ps
T1153 /workspace/coverage/default/25.otp_ctrl_dai_errs.481983830 Apr 18 03:40:45 PM PDT 24 Apr 18 03:41:04 PM PDT 24 3938358934 ps
T236 /workspace/coverage/default/3.otp_ctrl_sec_cm.1257566311 Apr 18 03:37:11 PM PDT 24 Apr 18 03:40:46 PM PDT 24 41441118789 ps
T1154 /workspace/coverage/default/149.otp_ctrl_parallel_lc_esc.2454352294 Apr 18 03:45:48 PM PDT 24 Apr 18 03:45:52 PM PDT 24 455399859 ps
T1155 /workspace/coverage/default/53.otp_ctrl_stress_all_with_rand_reset.3839913792 Apr 18 03:43:57 PM PDT 24 Apr 18 03:45:55 PM PDT 24 25375372255 ps
T1156 /workspace/coverage/default/29.otp_ctrl_stress_all_with_rand_reset.2237058856 Apr 18 03:41:21 PM PDT 24 Apr 18 04:00:41 PM PDT 24 225760953914 ps
T1157 /workspace/coverage/default/33.otp_ctrl_parallel_lc_req.711242996 Apr 18 03:41:41 PM PDT 24 Apr 18 03:41:48 PM PDT 24 2503448316 ps
T1158 /workspace/coverage/default/6.otp_ctrl_alert_test.871856069 Apr 18 03:38:03 PM PDT 24 Apr 18 03:38:06 PM PDT 24 156133407 ps
T1159 /workspace/coverage/default/285.otp_ctrl_init_fail.2964151285 Apr 18 03:46:52 PM PDT 24 Apr 18 03:46:58 PM PDT 24 617610371 ps
T1160 /workspace/coverage/default/92.otp_ctrl_init_fail.384070332 Apr 18 03:44:51 PM PDT 24 Apr 18 03:44:57 PM PDT 24 244155152 ps
T1161 /workspace/coverage/default/8.otp_ctrl_macro_errs.4146512563 Apr 18 03:38:30 PM PDT 24 Apr 18 03:39:02 PM PDT 24 3819116512 ps
T1162 /workspace/coverage/default/80.otp_ctrl_stress_all_with_rand_reset.3764269613 Apr 18 03:44:37 PM PDT 24 Apr 18 04:01:28 PM PDT 24 348465733076 ps
T1163 /workspace/coverage/default/145.otp_ctrl_init_fail.766716266 Apr 18 03:45:44 PM PDT 24 Apr 18 03:45:50 PM PDT 24 471410425 ps
T1164 /workspace/coverage/default/56.otp_ctrl_parallel_lc_esc.654928742 Apr 18 03:43:57 PM PDT 24 Apr 18 03:44:39 PM PDT 24 11431627057 ps
T1165 /workspace/coverage/default/13.otp_ctrl_macro_errs.4223485405 Apr 18 03:39:15 PM PDT 24 Apr 18 03:39:41 PM PDT 24 1221403740 ps
T254 /workspace/coverage/default/4.otp_ctrl_stress_all.3599110639 Apr 18 03:37:26 PM PDT 24 Apr 18 03:41:14 PM PDT 24 20834471578 ps
T1166 /workspace/coverage/default/26.otp_ctrl_parallel_lc_esc.3575369079 Apr 18 03:40:54 PM PDT 24 Apr 18 03:41:07 PM PDT 24 490433637 ps
T1167 /workspace/coverage/default/49.otp_ctrl_stress_all.2364463018 Apr 18 03:43:47 PM PDT 24 Apr 18 03:47:48 PM PDT 24 22162980456 ps
T1168 /workspace/coverage/default/47.otp_ctrl_parallel_lc_req.3097548564 Apr 18 03:43:24 PM PDT 24 Apr 18 03:43:44 PM PDT 24 509723956 ps
T1169 /workspace/coverage/default/75.otp_ctrl_parallel_lc_esc.2656090856 Apr 18 03:44:28 PM PDT 24 Apr 18 03:44:40 PM PDT 24 321406905 ps
T1170 /workspace/coverage/default/1.otp_ctrl_stress_all.763597872 Apr 18 03:36:35 PM PDT 24 Apr 18 03:38:58 PM PDT 24 21176602002 ps
T1171 /workspace/coverage/default/44.otp_ctrl_regwen.3500855953 Apr 18 03:43:09 PM PDT 24 Apr 18 03:43:16 PM PDT 24 309314580 ps
T31 /workspace/coverage/default/31.otp_ctrl_check_fail.894836092 Apr 18 03:41:33 PM PDT 24 Apr 18 03:42:08 PM PDT 24 3089773841 ps
T1172 /workspace/coverage/default/20.otp_ctrl_macro_errs.434942266 Apr 18 03:40:16 PM PDT 24 Apr 18 03:40:26 PM PDT 24 927011335 ps
T1173 /workspace/coverage/default/91.otp_ctrl_parallel_lc_esc.1173316728 Apr 18 03:44:46 PM PDT 24 Apr 18 03:44:53 PM PDT 24 958981652 ps
T1174 /workspace/coverage/default/130.otp_ctrl_parallel_lc_esc.3053449372 Apr 18 03:45:35 PM PDT 24 Apr 18 03:45:38 PM PDT 24 214198025 ps
T1175 /workspace/coverage/default/138.otp_ctrl_init_fail.2653627242 Apr 18 03:45:38 PM PDT 24 Apr 18 03:45:43 PM PDT 24 124104695 ps
T1176 /workspace/coverage/default/104.otp_ctrl_init_fail.186240113 Apr 18 03:45:08 PM PDT 24 Apr 18 03:45:14 PM PDT 24 2305055936 ps
T1177 /workspace/coverage/default/133.otp_ctrl_init_fail.3843572190 Apr 18 03:45:35 PM PDT 24 Apr 18 03:45:40 PM PDT 24 140958338 ps
T1178 /workspace/coverage/default/1.otp_ctrl_background_chks.494636770 Apr 18 03:36:18 PM PDT 24 Apr 18 03:36:53 PM PDT 24 966064414 ps
T1179 /workspace/coverage/default/13.otp_ctrl_check_fail.2115942795 Apr 18 03:39:17 PM PDT 24 Apr 18 03:39:29 PM PDT 24 380704285 ps
T1180 /workspace/coverage/default/43.otp_ctrl_parallel_lc_req.974119738 Apr 18 03:42:58 PM PDT 24 Apr 18 03:43:20 PM PDT 24 2883232066 ps
T1181 /workspace/coverage/default/101.otp_ctrl_parallel_lc_esc.2309049389 Apr 18 03:45:03 PM PDT 24 Apr 18 03:45:15 PM PDT 24 206725387 ps
T1182 /workspace/coverage/default/20.otp_ctrl_parallel_lc_req.3625914447 Apr 18 03:40:12 PM PDT 24 Apr 18 03:40:30 PM PDT 24 507143271 ps
T1183 /workspace/coverage/default/40.otp_ctrl_check_fail.1272300843 Apr 18 03:42:36 PM PDT 24 Apr 18 03:42:53 PM PDT 24 1375375949 ps
T1184 /workspace/coverage/default/41.otp_ctrl_smoke.3337690585 Apr 18 03:42:45 PM PDT 24 Apr 18 03:42:56 PM PDT 24 321812053 ps
T1185 /workspace/coverage/default/37.otp_ctrl_stress_all.2678060830 Apr 18 03:42:22 PM PDT 24 Apr 18 03:43:45 PM PDT 24 53397267824 ps
T1186 /workspace/coverage/default/26.otp_ctrl_parallel_key_req.1326394968 Apr 18 03:40:56 PM PDT 24 Apr 18 03:41:06 PM PDT 24 685628905 ps
T1187 /workspace/coverage/default/48.otp_ctrl_smoke.166985169 Apr 18 03:43:29 PM PDT 24 Apr 18 03:43:37 PM PDT 24 828947834 ps
T1188 /workspace/coverage/default/49.otp_ctrl_smoke.3569543277 Apr 18 03:43:40 PM PDT 24 Apr 18 03:43:51 PM PDT 24 1160762126 ps
T248 /workspace/coverage/default/78.otp_ctrl_init_fail.1494224526 Apr 18 03:44:30 PM PDT 24 Apr 18 03:44:34 PM PDT 24 264115757 ps
T1189 /workspace/coverage/default/128.otp_ctrl_init_fail.3970387472 Apr 18 03:45:30 PM PDT 24 Apr 18 03:45:35 PM PDT 24 325679900 ps
T1190 /workspace/coverage/default/222.otp_ctrl_init_fail.537414807 Apr 18 03:46:31 PM PDT 24 Apr 18 03:46:36 PM PDT 24 638523443 ps
T1191 /workspace/coverage/default/27.otp_ctrl_parallel_lc_esc.1770353857 Apr 18 03:40:59 PM PDT 24 Apr 18 03:41:07 PM PDT 24 543379435 ps
T1192 /workspace/coverage/default/38.otp_ctrl_smoke.3880504407 Apr 18 03:42:23 PM PDT 24 Apr 18 03:42:29 PM PDT 24 165332347 ps
T1193 /workspace/coverage/default/0.otp_ctrl_init_fail.261751835 Apr 18 03:35:51 PM PDT 24 Apr 18 03:35:56 PM PDT 24 252040440 ps
T1194 /workspace/coverage/default/209.otp_ctrl_init_fail.3114780201 Apr 18 03:46:30 PM PDT 24 Apr 18 03:46:36 PM PDT 24 2828095702 ps
T1195 /workspace/coverage/default/13.otp_ctrl_test_access.3822167272 Apr 18 03:39:21 PM PDT 24 Apr 18 03:39:35 PM PDT 24 774543601 ps
T1196 /workspace/coverage/default/36.otp_ctrl_parallel_key_req.1742442619 Apr 18 03:42:08 PM PDT 24 Apr 18 03:42:31 PM PDT 24 2069203670 ps
T1197 /workspace/coverage/default/120.otp_ctrl_init_fail.4092012357 Apr 18 03:45:23 PM PDT 24 Apr 18 03:45:28 PM PDT 24 396209711 ps
T1198 /workspace/coverage/default/14.otp_ctrl_parallel_lc_req.2398472933 Apr 18 03:39:23 PM PDT 24 Apr 18 03:39:43 PM PDT 24 785921699 ps
T1199 /workspace/coverage/cover_reg_top/16.otp_ctrl_intr_test.2447049402 Apr 18 02:27:19 PM PDT 24 Apr 18 02:27:21 PM PDT 24 36393320 ps
T265 /workspace/coverage/cover_reg_top/6.otp_ctrl_csr_rw.2938986500 Apr 18 02:26:58 PM PDT 24 Apr 18 02:27:00 PM PDT 24 42150808 ps
T261 /workspace/coverage/cover_reg_top/4.otp_ctrl_tl_intg_err.887872828 Apr 18 02:26:57 PM PDT 24 Apr 18 02:27:09 PM PDT 24 783079180 ps
T262 /workspace/coverage/cover_reg_top/12.otp_ctrl_tl_intg_err.71562919 Apr 18 02:27:06 PM PDT 24 Apr 18 02:27:34 PM PDT 24 10356707780 ps
T1200 /workspace/coverage/cover_reg_top/41.otp_ctrl_intr_test.2122820161 Apr 18 02:27:14 PM PDT 24 Apr 18 02:27:16 PM PDT 24 39158323 ps
T1201 /workspace/coverage/cover_reg_top/19.otp_ctrl_intr_test.2253538 Apr 18 02:27:09 PM PDT 24 Apr 18 02:27:11 PM PDT 24 39933335 ps
T1202 /workspace/coverage/cover_reg_top/17.otp_ctrl_intr_test.3369738987 Apr 18 02:27:10 PM PDT 24 Apr 18 02:27:12 PM PDT 24 71041048 ps
T264 /workspace/coverage/cover_reg_top/13.otp_ctrl_same_csr_outstanding.3033404256 Apr 18 02:27:12 PM PDT 24 Apr 18 02:27:16 PM PDT 24 369805534 ps
T309 /workspace/coverage/cover_reg_top/18.otp_ctrl_csr_rw.2469018299 Apr 18 02:27:12 PM PDT 24 Apr 18 02:27:15 PM PDT 24 80446672 ps
T263 /workspace/coverage/cover_reg_top/11.otp_ctrl_tl_intg_err.3253383040 Apr 18 02:27:17 PM PDT 24 Apr 18 02:27:29 PM PDT 24 1263274786 ps
T310 /workspace/coverage/cover_reg_top/6.otp_ctrl_same_csr_outstanding.3294219992 Apr 18 02:27:00 PM PDT 24 Apr 18 02:27:03 PM PDT 24 79601453 ps
T311 /workspace/coverage/cover_reg_top/15.otp_ctrl_same_csr_outstanding.3976378971 Apr 18 02:27:11 PM PDT 24 Apr 18 02:27:14 PM PDT 24 71465489 ps
T1203 /workspace/coverage/cover_reg_top/11.otp_ctrl_intr_test.1344962046 Apr 18 02:27:02 PM PDT 24 Apr 18 02:27:04 PM PDT 24 45164556 ps
T266 /workspace/coverage/cover_reg_top/17.otp_ctrl_tl_intg_err.563251505 Apr 18 02:27:10 PM PDT 24 Apr 18 02:27:30 PM PDT 24 3509315087 ps
T367 /workspace/coverage/cover_reg_top/9.otp_ctrl_csr_mem_rw_with_rand_reset.4009040956 Apr 18 02:27:04 PM PDT 24 Apr 18 02:27:08 PM PDT 24 103148566 ps
T1204 /workspace/coverage/cover_reg_top/2.otp_ctrl_csr_mem_rw_with_rand_reset.795819141 Apr 18 02:26:59 PM PDT 24 Apr 18 02:27:03 PM PDT 24 280922773 ps
T1205 /workspace/coverage/cover_reg_top/32.otp_ctrl_intr_test.2240230797 Apr 18 02:27:19 PM PDT 24 Apr 18 02:27:22 PM PDT 24 559831453 ps
T1206 /workspace/coverage/cover_reg_top/4.otp_ctrl_mem_walk.1855704394 Apr 18 02:27:00 PM PDT 24 Apr 18 02:27:02 PM PDT 24 47470810 ps
T312 /workspace/coverage/cover_reg_top/11.otp_ctrl_same_csr_outstanding.3710953831 Apr 18 02:27:04 PM PDT 24 Apr 18 02:27:06 PM PDT 24 91761215 ps
T1207 /workspace/coverage/cover_reg_top/38.otp_ctrl_intr_test.1220667036 Apr 18 02:27:14 PM PDT 24 Apr 18 02:27:16 PM PDT 24 81860950 ps
T313 /workspace/coverage/cover_reg_top/2.otp_ctrl_same_csr_outstanding.2246501384 Apr 18 02:26:56 PM PDT 24 Apr 18 02:27:00 PM PDT 24 160821516 ps
T1208 /workspace/coverage/cover_reg_top/0.otp_ctrl_intr_test.3496310743 Apr 18 02:26:53 PM PDT 24 Apr 18 02:26:55 PM PDT 24 529778285 ps
T1209 /workspace/coverage/cover_reg_top/26.otp_ctrl_intr_test.3818476558 Apr 18 02:27:17 PM PDT 24 Apr 18 02:27:19 PM PDT 24 37336709 ps
T1210 /workspace/coverage/cover_reg_top/25.otp_ctrl_intr_test.3681727867 Apr 18 02:27:15 PM PDT 24 Apr 18 02:27:17 PM PDT 24 75566713 ps
T314 /workspace/coverage/cover_reg_top/16.otp_ctrl_same_csr_outstanding.2489111600 Apr 18 02:27:19 PM PDT 24 Apr 18 02:27:22 PM PDT 24 74208615 ps
T268 /workspace/coverage/cover_reg_top/1.otp_ctrl_tl_intg_err.3697250924 Apr 18 02:26:50 PM PDT 24 Apr 18 02:27:11 PM PDT 24 20145869716 ps
T1211 /workspace/coverage/cover_reg_top/43.otp_ctrl_intr_test.2009737932 Apr 18 02:27:17 PM PDT 24 Apr 18 02:27:19 PM PDT 24 74820743 ps
T1212 /workspace/coverage/cover_reg_top/2.otp_ctrl_tl_errors.922734304 Apr 18 02:26:50 PM PDT 24 Apr 18 02:26:55 PM PDT 24 1226439291 ps
T1213 /workspace/coverage/cover_reg_top/36.otp_ctrl_intr_test.346230091 Apr 18 02:27:17 PM PDT 24 Apr 18 02:27:19 PM PDT 24 543269670 ps
T1214 /workspace/coverage/cover_reg_top/0.otp_ctrl_csr_bit_bash.2027353474 Apr 18 02:26:53 PM PDT 24 Apr 18 02:26:59 PM PDT 24 134834401 ps
T315 /workspace/coverage/cover_reg_top/5.otp_ctrl_csr_rw.3347869909 Apr 18 02:26:56 PM PDT 24 Apr 18 02:26:59 PM PDT 24 46142763 ps
T1215 /workspace/coverage/cover_reg_top/15.otp_ctrl_intr_test.4219881606 Apr 18 02:27:12 PM PDT 24 Apr 18 02:27:14 PM PDT 24 74195833 ps
T1216 /workspace/coverage/cover_reg_top/6.otp_ctrl_tl_errors.1498587156 Apr 18 02:27:00 PM PDT 24 Apr 18 02:27:08 PM PDT 24 645665326 ps
T337 /workspace/coverage/cover_reg_top/8.otp_ctrl_tl_intg_err.2738872675 Apr 18 02:27:08 PM PDT 24 Apr 18 02:27:31 PM PDT 24 9798326069 ps
T316 /workspace/coverage/cover_reg_top/12.otp_ctrl_same_csr_outstanding.3018965662 Apr 18 02:27:09 PM PDT 24 Apr 18 02:27:12 PM PDT 24 83624535 ps
T317 /workspace/coverage/cover_reg_top/16.otp_ctrl_csr_rw.601749348 Apr 18 02:27:18 PM PDT 24 Apr 18 02:27:20 PM PDT 24 47690335 ps
T1217 /workspace/coverage/cover_reg_top/3.otp_ctrl_mem_partial_access.1023396208 Apr 18 02:26:53 PM PDT 24 Apr 18 02:26:55 PM PDT 24 533338826 ps
T1218 /workspace/coverage/cover_reg_top/17.otp_ctrl_csr_mem_rw_with_rand_reset.640635291 Apr 18 02:27:16 PM PDT 24 Apr 18 02:27:20 PM PDT 24 1741747712 ps
T1219 /workspace/coverage/cover_reg_top/48.otp_ctrl_intr_test.2191475581 Apr 18 02:27:16 PM PDT 24 Apr 18 02:27:18 PM PDT 24 144541847 ps
T296 /workspace/coverage/cover_reg_top/0.otp_ctrl_csr_hw_reset.182993901 Apr 18 02:26:51 PM PDT 24 Apr 18 02:26:55 PM PDT 24 137818767 ps
T1220 /workspace/coverage/cover_reg_top/22.otp_ctrl_intr_test.1429262792 Apr 18 02:27:13 PM PDT 24 Apr 18 02:27:15 PM PDT 24 73010836 ps
T1221 /workspace/coverage/cover_reg_top/8.otp_ctrl_intr_test.1070815706 Apr 18 02:27:04 PM PDT 24 Apr 18 02:27:06 PM PDT 24 127417433 ps
T1222 /workspace/coverage/cover_reg_top/49.otp_ctrl_intr_test.1771140254 Apr 18 02:27:18 PM PDT 24 Apr 18 02:27:20 PM PDT 24 41221186 ps
T1223 /workspace/coverage/cover_reg_top/10.otp_ctrl_same_csr_outstanding.2215252968 Apr 18 02:27:06 PM PDT 24 Apr 18 02:27:11 PM PDT 24 140830180 ps
T1224 /workspace/coverage/cover_reg_top/8.otp_ctrl_same_csr_outstanding.866353431 Apr 18 02:27:08 PM PDT 24 Apr 18 02:27:11 PM PDT 24 87969749 ps
T1225 /workspace/coverage/cover_reg_top/42.otp_ctrl_intr_test.1089504421 Apr 18 02:27:21 PM PDT 24 Apr 18 02:27:23 PM PDT 24 117029112 ps
T1226 /workspace/coverage/cover_reg_top/4.otp_ctrl_csr_mem_rw_with_rand_reset.3344286392 Apr 18 02:26:56 PM PDT 24 Apr 18 02:27:00 PM PDT 24 205908853 ps
T288 /workspace/coverage/cover_reg_top/0.otp_ctrl_csr_aliasing.1017755959 Apr 18 02:26:52 PM PDT 24 Apr 18 02:26:59 PM PDT 24 318853043 ps
T338 /workspace/coverage/cover_reg_top/6.otp_ctrl_tl_intg_err.2167142902 Apr 18 02:26:59 PM PDT 24 Apr 18 02:27:11 PM PDT 24 1302853926 ps
T1227 /workspace/coverage/cover_reg_top/14.otp_ctrl_csr_mem_rw_with_rand_reset.3567479932 Apr 18 02:27:11 PM PDT 24 Apr 18 02:27:15 PM PDT 24 211148008 ps
T1228 /workspace/coverage/cover_reg_top/10.otp_ctrl_tl_errors.2281662137 Apr 18 02:27:05 PM PDT 24 Apr 18 02:27:09 PM PDT 24 151245425 ps
T340 /workspace/coverage/cover_reg_top/19.otp_ctrl_tl_intg_err.691422911 Apr 18 02:27:11 PM PDT 24 Apr 18 02:27:21 PM PDT 24 1237579147 ps
T1229 /workspace/coverage/cover_reg_top/7.otp_ctrl_intr_test.3711119917 Apr 18 02:27:01 PM PDT 24 Apr 18 02:27:03 PM PDT 24 145333306 ps
T1230 /workspace/coverage/cover_reg_top/9.otp_ctrl_tl_errors.479926787 Apr 18 02:27:00 PM PDT 24 Apr 18 02:27:04 PM PDT 24 54247535 ps
T1231 /workspace/coverage/cover_reg_top/3.otp_ctrl_csr_mem_rw_with_rand_reset.2260361031 Apr 18 02:26:55 PM PDT 24 Apr 18 02:26:58 PM PDT 24 76276790 ps
T1232 /workspace/coverage/cover_reg_top/34.otp_ctrl_intr_test.2046348659 Apr 18 02:27:16 PM PDT 24 Apr 18 02:27:18 PM PDT 24 41564707 ps
T1233 /workspace/coverage/cover_reg_top/14.otp_ctrl_tl_errors.570014463 Apr 18 02:27:10 PM PDT 24 Apr 18 02:27:16 PM PDT 24 78297742 ps
T1234 /workspace/coverage/cover_reg_top/7.otp_ctrl_csr_rw.1069890466 Apr 18 02:27:08 PM PDT 24 Apr 18 02:27:11 PM PDT 24 144408409 ps
T289 /workspace/coverage/cover_reg_top/19.otp_ctrl_csr_rw.3920471644 Apr 18 02:27:15 PM PDT 24 Apr 18 02:27:18 PM PDT 24 561604346 ps
T341 /workspace/coverage/cover_reg_top/18.otp_ctrl_tl_intg_err.1930518854 Apr 18 02:27:18 PM PDT 24 Apr 18 02:27:28 PM PDT 24 707590606 ps
T293 /workspace/coverage/cover_reg_top/1.otp_ctrl_csr_bit_bash.4146690434 Apr 18 02:26:53 PM PDT 24 Apr 18 02:27:02 PM PDT 24 2009534112 ps
T1235 /workspace/coverage/cover_reg_top/1.otp_ctrl_tl_errors.2107609745 Apr 18 02:26:50 PM PDT 24 Apr 18 02:26:58 PM PDT 24 278155178 ps
T345 /workspace/coverage/cover_reg_top/13.otp_ctrl_tl_intg_err.3895197437 Apr 18 02:27:03 PM PDT 24 Apr 18 02:27:27 PM PDT 24 5413366708 ps
T1236 /workspace/coverage/cover_reg_top/17.otp_ctrl_same_csr_outstanding.1162776109 Apr 18 02:27:12 PM PDT 24 Apr 18 02:27:15 PM PDT 24 177856361 ps
T346 /workspace/coverage/cover_reg_top/0.otp_ctrl_tl_intg_err.3111781871 Apr 18 02:26:50 PM PDT 24 Apr 18 02:27:03 PM PDT 24 863704335 ps
T339 /workspace/coverage/cover_reg_top/15.otp_ctrl_tl_intg_err.270794064 Apr 18 02:27:10 PM PDT 24 Apr 18 02:27:28 PM PDT 24 2378056765 ps
T1237 /workspace/coverage/cover_reg_top/3.otp_ctrl_csr_hw_reset.1839024070 Apr 18 02:26:55 PM PDT 24 Apr 18 02:26:58 PM PDT 24 92914623 ps
T1238 /workspace/coverage/cover_reg_top/7.otp_ctrl_tl_errors.4234936372 Apr 18 02:27:00 PM PDT 24 Apr 18 02:27:04 PM PDT 24 60238233 ps
T1239 /workspace/coverage/cover_reg_top/4.otp_ctrl_intr_test.3405066947 Apr 18 02:26:58 PM PDT 24 Apr 18 02:27:00 PM PDT 24 139428862 ps
T294 /workspace/coverage/cover_reg_top/17.otp_ctrl_csr_rw.831931284 Apr 18 02:27:10 PM PDT 24 Apr 18 02:27:12 PM PDT 24 71277897 ps
T1240 /workspace/coverage/cover_reg_top/4.otp_ctrl_csr_hw_reset.744646973 Apr 18 02:26:53 PM PDT 24 Apr 18 02:26:56 PM PDT 24 118515194 ps
T297 /workspace/coverage/cover_reg_top/9.otp_ctrl_csr_rw.2854273797 Apr 18 02:27:07 PM PDT 24 Apr 18 02:27:09 PM PDT 24 40379337 ps
T1241 /workspace/coverage/cover_reg_top/14.otp_ctrl_same_csr_outstanding.2243973913 Apr 18 02:27:10 PM PDT 24 Apr 18 02:27:14 PM PDT 24 510786492 ps
T1242 /workspace/coverage/cover_reg_top/1.otp_ctrl_intr_test.2720681526 Apr 18 02:26:53 PM PDT 24 Apr 18 02:26:56 PM PDT 24 74924126 ps
T348 /workspace/coverage/cover_reg_top/7.otp_ctrl_tl_intg_err.3587678203 Apr 18 02:26:59 PM PDT 24 Apr 18 02:27:10 PM PDT 24 691945230 ps
T1243 /workspace/coverage/cover_reg_top/28.otp_ctrl_intr_test.1373870414 Apr 18 02:27:19 PM PDT 24 Apr 18 02:27:22 PM PDT 24 140481453 ps
T1244 /workspace/coverage/cover_reg_top/14.otp_ctrl_tl_intg_err.855252078 Apr 18 02:27:15 PM PDT 24 Apr 18 02:27:26 PM PDT 24 736120329 ps
T1245 /workspace/coverage/cover_reg_top/8.otp_ctrl_csr_mem_rw_with_rand_reset.3093933979 Apr 18 02:26:57 PM PDT 24 Apr 18 02:27:01 PM PDT 24 259485984 ps
T295 /workspace/coverage/cover_reg_top/4.otp_ctrl_csr_rw.3672441232 Apr 18 02:26:54 PM PDT 24 Apr 18 02:26:58 PM PDT 24 609878448 ps
T298 /workspace/coverage/cover_reg_top/13.otp_ctrl_csr_rw.284409514 Apr 18 02:27:06 PM PDT 24 Apr 18 02:27:09 PM PDT 24 48483317 ps
T1246 /workspace/coverage/cover_reg_top/9.otp_ctrl_intr_test.897465642 Apr 18 02:27:00 PM PDT 24 Apr 18 02:27:02 PM PDT 24 40057388 ps
T1247 /workspace/coverage/cover_reg_top/4.otp_ctrl_csr_bit_bash.985365728 Apr 18 02:26:56 PM PDT 24 Apr 18 02:27:08 PM PDT 24 1612177905 ps
T1248 /workspace/coverage/cover_reg_top/11.otp_ctrl_tl_errors.2805501571 Apr 18 02:27:06 PM PDT 24 Apr 18 02:27:14 PM PDT 24 183143322 ps
T1249 /workspace/coverage/cover_reg_top/17.otp_ctrl_tl_errors.3024315994 Apr 18 02:27:11 PM PDT 24 Apr 18 02:27:15 PM PDT 24 204119345 ps
T1250 /workspace/coverage/cover_reg_top/12.otp_ctrl_tl_errors.1429084456 Apr 18 02:27:06 PM PDT 24 Apr 18 02:27:11 PM PDT 24 282667434 ps
T1251 /workspace/coverage/cover_reg_top/40.otp_ctrl_intr_test.1314570395 Apr 18 02:27:17 PM PDT 24 Apr 18 02:27:20 PM PDT 24 41526599 ps
T1252 /workspace/coverage/cover_reg_top/7.otp_ctrl_csr_mem_rw_with_rand_reset.3681022328 Apr 18 02:27:00 PM PDT 24 Apr 18 02:27:03 PM PDT 24 255563970 ps
T1253 /workspace/coverage/cover_reg_top/15.otp_ctrl_tl_errors.4214663678 Apr 18 02:27:09 PM PDT 24 Apr 18 02:27:14 PM PDT 24 141834839 ps
T1254 /workspace/coverage/cover_reg_top/2.otp_ctrl_mem_partial_access.263265106 Apr 18 02:27:00 PM PDT 24 Apr 18 02:27:02 PM PDT 24 74055584 ps
T1255 /workspace/coverage/cover_reg_top/3.otp_ctrl_mem_walk.3134074923 Apr 18 02:26:53 PM PDT 24 Apr 18 02:26:56 PM PDT 24 131576824 ps
T299 /workspace/coverage/cover_reg_top/12.otp_ctrl_csr_rw.3283635448 Apr 18 02:27:12 PM PDT 24 Apr 18 02:27:15 PM PDT 24 617202280 ps
T1256 /workspace/coverage/cover_reg_top/18.otp_ctrl_tl_errors.4289873803 Apr 18 02:27:12 PM PDT 24 Apr 18 02:27:17 PM PDT 24 287506259 ps
T1257 /workspace/coverage/cover_reg_top/23.otp_ctrl_intr_test.2714917256 Apr 18 02:27:28 PM PDT 24 Apr 18 02:27:31 PM PDT 24 41223536 ps
T1258 /workspace/coverage/cover_reg_top/6.otp_ctrl_csr_mem_rw_with_rand_reset.2537931448 Apr 18 02:26:59 PM PDT 24 Apr 18 02:27:03 PM PDT 24 142861934 ps
T1259 /workspace/coverage/cover_reg_top/12.otp_ctrl_csr_mem_rw_with_rand_reset.124137647 Apr 18 02:27:06 PM PDT 24 Apr 18 02:27:10 PM PDT 24 286483382 ps
T1260 /workspace/coverage/cover_reg_top/5.otp_ctrl_tl_errors.3329836768 Apr 18 02:26:55 PM PDT 24 Apr 18 02:27:00 PM PDT 24 1564116749 ps
T1261 /workspace/coverage/cover_reg_top/15.otp_ctrl_csr_mem_rw_with_rand_reset.1558001808 Apr 18 02:27:09 PM PDT 24 Apr 18 02:27:13 PM PDT 24 1173894407 ps
T1262 /workspace/coverage/cover_reg_top/4.otp_ctrl_tl_errors.36528430 Apr 18 02:26:58 PM PDT 24 Apr 18 02:27:04 PM PDT 24 164363183 ps
T1263 /workspace/coverage/cover_reg_top/5.otp_ctrl_csr_mem_rw_with_rand_reset.1960665254 Apr 18 02:27:01 PM PDT 24 Apr 18 02:27:06 PM PDT 24 1703715541 ps
T342 /workspace/coverage/cover_reg_top/10.otp_ctrl_tl_intg_err.583529330 Apr 18 02:27:17 PM PDT 24 Apr 18 02:27:38 PM PDT 24 2523332903 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%