Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts



Module Instance : tb.dut.u_otp_ctrl_lfsr_timer.u_prim_double_lfsr.gen_double_lfsr[0].u_prim_lfsr

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
81.93 81.93


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
81.93 81.93


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
100.00 100.00 100.00 100.00 u_prim_double_lfsr


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children



Module Instance : tb.dut.u_otp_ctrl_lfsr_timer.u_prim_double_lfsr.gen_double_lfsr[1].u_prim_lfsr

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
81.93 81.93


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
81.93 81.93


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
100.00 100.00 100.00 100.00 u_prim_double_lfsr


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children

Toggle Coverage for Module : prim_lfsr
TotalCoveredPercent
Totals 5 4 80.00
Total Bits 166 136 81.93
Total Bits 0->1 83 68 81.93
Total Bits 1->0 83 68 81.93

Ports 5 4 80.00
Port Bits 166 136 81.93
Port Bits 0->1 83 68 81.93
Port Bits 1->0 83 68 81.93

Port Details
NameToggleToggle 1->0TestsToggle 0->1TestsDirection
clk_i Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
rst_ni Yes Yes T1,T3,T7 Yes T1,T2,T3 INPUT
seed_en_i Unreachable Unreachable Unreachable INPUT
seed_i[39:0] Unreachable Unreachable Unreachable INPUT
lfsr_en_i Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
entropy_i[0] No No No INPUT
entropy_i[1] Yes Yes *T14 Yes T14 INPUT
entropy_i[2] No No No INPUT
entropy_i[3] Yes Yes *T14 Yes T14 INPUT
entropy_i[4] No No No INPUT
entropy_i[7:5] Yes Yes T14 Yes T14 INPUT
entropy_i[8] No No No INPUT
entropy_i[9] Yes Yes *T14 Yes T14 INPUT
entropy_i[13:10] No No No INPUT
entropy_i[14] Yes Yes *T14 Yes T14 INPUT
entropy_i[15] No No No INPUT
entropy_i[18:16] Yes Yes T14 Yes T14 INPUT
entropy_i[19] No No No INPUT
entropy_i[21:20] Yes Yes T14 Yes T14 INPUT
entropy_i[22] No No No INPUT
entropy_i[24:23] Yes Yes T14 Yes T14 INPUT
entropy_i[25] No No No INPUT
entropy_i[28:26] Yes Yes T14 Yes T14 INPUT
entropy_i[31:29] No No No INPUT
entropy_i[39:32] Yes Yes T14 Yes T14 INPUT
state_o[39:0] Yes Yes T1,T2,T7 Yes T1,T7,T4 OUTPUT

*Tests covering at least one bit in the range
Toggle Coverage for Instance : tb.dut.u_otp_ctrl_lfsr_timer.u_prim_double_lfsr.gen_double_lfsr[0].u_prim_lfsr
TotalCoveredPercent
Totals 5 4 80.00
Total Bits 166 136 81.93
Total Bits 0->1 83 68 81.93
Total Bits 1->0 83 68 81.93

Ports 5 4 80.00
Port Bits 166 136 81.93
Port Bits 0->1 83 68 81.93
Port Bits 1->0 83 68 81.93

Port Details
NameToggleToggle 1->0TestsToggle 0->1TestsDirection
clk_i Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
rst_ni Yes Yes T1,T3,T7 Yes T1,T2,T3 INPUT
seed_en_i Unreachable Unreachable Unreachable INPUT
seed_i[39:0] Unreachable Unreachable Unreachable INPUT
lfsr_en_i Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
entropy_i[0] No No No INPUT
entropy_i[1] Yes Yes *T14 Yes T14 INPUT
entropy_i[2] No No No INPUT
entropy_i[3] Yes Yes *T14 Yes T14 INPUT
entropy_i[4] No No No INPUT
entropy_i[7:5] Yes Yes T14 Yes T14 INPUT
entropy_i[8] No No No INPUT
entropy_i[9] Yes Yes *T14 Yes T14 INPUT
entropy_i[13:10] No No No INPUT
entropy_i[14] Yes Yes *T14 Yes T14 INPUT
entropy_i[15] No No No INPUT
entropy_i[18:16] Yes Yes T14 Yes T14 INPUT
entropy_i[19] No No No INPUT
entropy_i[21:20] Yes Yes T14 Yes T14 INPUT
entropy_i[22] No No No INPUT
entropy_i[24:23] Yes Yes T14 Yes T14 INPUT
entropy_i[25] No No No INPUT
entropy_i[28:26] Yes Yes T14 Yes T14 INPUT
entropy_i[31:29] No No No INPUT
entropy_i[39:32] Yes Yes T14 Yes T14 INPUT
state_o[39:0] Yes Yes T1,T2,T7 Yes T1,T7,T4 OUTPUT

*Tests covering at least one bit in the range
Toggle Coverage for Instance : tb.dut.u_otp_ctrl_lfsr_timer.u_prim_double_lfsr.gen_double_lfsr[1].u_prim_lfsr
TotalCoveredPercent
Totals 5 4 80.00
Total Bits 166 136 81.93
Total Bits 0->1 83 68 81.93
Total Bits 1->0 83 68 81.93

Ports 5 4 80.00
Port Bits 166 136 81.93
Port Bits 0->1 83 68 81.93
Port Bits 1->0 83 68 81.93

Port Details
NameToggleToggle 1->0TestsToggle 0->1TestsDirection
clk_i Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
rst_ni Yes Yes T1,T3,T7 Yes T1,T2,T3 INPUT
seed_en_i Unreachable Unreachable Unreachable INPUT
seed_i[39:0] Unreachable Unreachable Unreachable INPUT
lfsr_en_i Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
entropy_i[0] No No No INPUT
entropy_i[1] Yes Yes *T14 Yes T14 INPUT
entropy_i[2] No No No INPUT
entropy_i[3] Yes Yes *T14 Yes T14 INPUT
entropy_i[4] No No No INPUT
entropy_i[7:5] Yes Yes T14 Yes T14 INPUT
entropy_i[8] No No No INPUT
entropy_i[9] Yes Yes *T14 Yes T14 INPUT
entropy_i[13:10] No No No INPUT
entropy_i[14] Yes Yes *T14 Yes T14 INPUT
entropy_i[15] No No No INPUT
entropy_i[18:16] Yes Yes T14 Yes T14 INPUT
entropy_i[19] No No No INPUT
entropy_i[21:20] Yes Yes T14 Yes T14 INPUT
entropy_i[22] No No No INPUT
entropy_i[24:23] Yes Yes T14 Yes T14 INPUT
entropy_i[25] No No No INPUT
entropy_i[28:26] Yes Yes T14 Yes T14 INPUT
entropy_i[31:29] No No No INPUT
entropy_i[39:32] Yes Yes T14 Yes T14 INPUT
state_o[39:0] Yes Yes T1,T2,T7 Yes T1,T7,T4 OUTPUT

*Tests covering at least one bit in the range
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%