dashboard | hierarchy | modlist | groups | tests | asserts

Module Instance : tb.dut.gen_partitions[7].gen_buffered.u_part_buf

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
95.20 98.00 93.75 94.44 95.38 94.44


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
96.45 98.54 93.75 100.00 94.44 96.25 95.74


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
96.17 94.16 96.15 96.94 96.43 97.18 dut


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
gen_digest_read_lock.u_prim_mubi8_sender_read_lock 100.00 100.00 100.00 100.00
gen_digest_write_lock.u_prim_mubi8_sender_write_lock 100.00 100.00 100.00 100.00
u_otp_ctrl_ecc_reg 100.00 100.00 100.00 100.00 100.00
u_prim_count 100.00 100.00
u_prim_mubi8_sender_read_lock_pre 100.00 100.00 100.00 100.00
u_prim_mubi8_sender_write_lock_pre 100.00 100.00 100.00 100.00
u_state_regs 100.00 100.00 100.00 100.00

Go back
Module Instances:
tb.dut.gen_partitions[7].gen_buffered.u_part_buf
Line Coverage for Instance : tb.dut.gen_partitions[7].gen_buffered.u_part_buf
Line No.TotalCoveredPercent
TOTAL15014798.00
CONT_ASSIGN18211100.00
CONT_ASSIGN19311100.00
ALWAYS20613012797.69
CONT_ASSIGN63611100.00
CONT_ASSIGN64111100.00
CONT_ASSIGN64211100.00
CONT_ASSIGN64611100.00
CONT_ASSIGN65211100.00
CONT_ASSIGN67511100.00
CONT_ASSIGN67811100.00
CONT_ASSIGN68011100.00
CONT_ASSIGN70911100.00
CONT_ASSIGN72911100.00
ALWAYS75033100.00
ALWAYS75355100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_ip_otp_ctrl_1.0/rtl/otp_ctrl_part_buf.sv' or '../src/lowrisc_ip_otp_ctrl_1.0/rtl/otp_ctrl_part_buf.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
182 1 1
193 1 1
206 1 1
209 1 1
212 1 1
215 1 1
218 1 1
219 1 1
220 1 1
221 1 1
224 1 1
225 1 1
226 1 1
229 1 1
230 1 1
233 1 1
234 1 1
237 1 1
238 1 1
240 1 1
245 1 1
246 1 1
MISSING_ELSE
254 1 1
255 1 1
256 1 1
MISSING_ELSE
265 1 1
266 1 1
267 1 1
271 1 1
272 1 1
275 1 1
276 1 1
278 unreachable
279 unreachable
282 1 1
283 1 1
MISSING_ELSE
286 1 1
287 1 1
MISSING_ELSE
298 1 1
299 1 1
300 1 1
301 1 1
302 1 1
303 1 1
MISSING_ELSE
311 1 1
312 1 1
313 1 1
314 1 1
315 1 1
316 1 1
317 1 1
MISSING_ELSE
324 1 1
325 1 1
326 1 1
331 unreachable
333 1 1
334 1 1
335 1 1
MISSING_ELSE
343 1 1
348 1 1
349 1 1
==> MISSING_ELSE
351 1 1
352 1 1
MISSING_ELSE
362 1 1
363 1 1
366 1 1
368 1 1
369 1 1
370 1 1
373 0 1
374 0 1
376 0 1
381 unreachable
385 unreachable
386 unreachable
387 unreachable
390 unreachable
391 unreachable
394 unreachable
395 unreachable
397 unreachable
401 1 1
402 1 1
MISSING_ELSE
405 1 1
406 1 1
408 1 1
MISSING_ELSE
417 1 1
418 1 1
419 1 1
420 1 1
423 1 1
424 1 1
425 1 1
426 1 1
427 1 1
MISSING_ELSE
432 unreachable
433 unreachable
434 unreachable
==> MISSING_ELSE
443 unreachable
444 unreachable
445 unreachable
==> MISSING_ELSE
455 1 1
456 1 1
457 1 1
458 1 1
459 1 1
460 1 1
MISSING_ELSE
467 1 1
468 1 1
469 1 1
470 1 1
MISSING_ELSE
480 1 1
481 1 1
482 1 1
483 1 1
485 1 1
489 1 1
490 1 1
491 1 1
493 excluded
Exclude Annotation: VC_COV_UNR
494 excluded
Exclude Annotation: VC_COV_UNR
498 1 1
499 1 1
MISSING_ELSE
503 1 1
504 1 1
==> MISSING_ELSE
==> MISSING_ELSE
516 excluded
Exclude Annotation: VC_COV_UNR
517 excluded
Exclude Annotation: VC_COV_UNR
518 excluded
Exclude Annotation: VC_COV_UNR
519 excluded
Exclude Annotation: VC_COV_UNR
520 excluded
Exclude Annotation: VC_COV_UNR
==> MISSING_ELSE
528 1 1
529 1 1
530 1 1
531 1 1
532 1 1
MISSING_ELSE
542 1 1
543 1 1
544 1 1
547 1 1
548 1 1
551 1 1
552 1 1
556 1 1
560 1 1
561 1 1
563 1 1
MISSING_ELSE
572 1 1
573 1 1
574 1 1
MISSING_ELSE
578 1 1
579 1 1
595 1 1
596 excluded
Exclude Annotation: VC_COV_UNR
597 excluded
Exclude Annotation: VC_COV_UNR
598 excluded
Exclude Annotation: VC_COV_UNR
==> MISSING_ELSE
MISSING_ELSE
602 1 1
603 1 1
604 1 1
605 1 1
606 1 1
MISSING_ELSE
MISSING_ELSE
636 1 1
641 1 1
642 1 1
646 1 1
652 1 1
675 1 1
678 1 1
680 1 1
709 1 1
729 1 1
750 3 3
753 1 1
754 1 1
756 1 1
758 1 1
759 1 1


Cond Coverage for Instance : tb.dut.gen_partitions[7].gen_buffered.u_part_buf
TotalCoveredPercent
Conditions484593.75
Logical484593.75
Non-Logical00
Event00

 LINE       271
 EXPRESSION (cnt == LastScrmblBlock)
            ------------1-----------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       282
 EXPRESSION (otp_err != NoError)
            ----------1---------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT47,T48,T33

 LINE       302
 EXPRESSION (scrmbl_mtx_gnt_i && scrmbl_ready_i)
             --------1-------    -------2------
-1--2-StatusTestsExclude Annotation
01Excluded VC_COV_UNR
10Not Covered
11CoveredT1,T2,T3

 LINE       368
 EXPRESSION ((digest_o == data_mux) || (digest_o == '0))
             -----------1----------    --------2-------
-1--2-StatusTests
00Not Covered
01CoveredT6,T7,T13
10CoveredT1,T3,T5

 LINE       368
 SUB-EXPRESSION (digest_o == data_mux)
                -----------1----------
-1-StatusTests
0CoveredT6,T7,T13
1CoveredT1,T3,T5

 LINE       368
 SUB-EXPRESSION (digest_o == '0)
                --------1-------
-1-StatusTests
0CoveredT1,T3,T5
1CoveredT5,T10,T6

 LINE       385
 EXPRESSION (cnt == LastScrmblBlock)
            ------------1-----------
-1-StatusTests
0Unreachable
1Unreachable

 LINE       401
 EXPRESSION (otp_err != NoError)
            ----------1---------
-1-StatusTests
0CoveredT1,T3,T5
1CoveredT49,T50,T37

 LINE       426
 EXPRESSION (scrmbl_mtx_gnt_i && scrmbl_ready_i)
             --------1-------    -------2------
-1--2-StatusTestsExclude Annotation
01Excluded VC_COV_UNR
10Not Covered
11CoveredT1,T2,T3

 LINE       433
 EXPRESSION (scrmbl_mtx_gnt_i && scrmbl_ready_i)
             --------1-------    -------2------
-1--2-StatusTests
01Unreachable
10Unreachable
11Unreachable

 LINE       485
 EXPRESSION (cnt == PenultimateScrmblBlock)
            ---------------1---------------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       547
 EXPRESSION ((digest_o == data_mux) || (digest_o == '0))
             -----------1----------    --------2-------
-1--2-StatusTests
00CoveredT51,T52,T53
01CoveredT1,T2,T3
10CoveredT1,T3,T4

 LINE       547
 SUB-EXPRESSION (digest_o == data_mux)
                -----------1----------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T3,T4

 LINE       547
 SUB-EXPRESSION (digest_o == '0)
                --------1-------
-1-StatusTests
0CoveredT1,T3,T4
1CoveredT1,T2,T3

 LINE       573
 EXPRESSION (error_q == NoError)
            ----------1---------
-1-StatusTests
0CoveredT2,T9,T5
1CoveredT21,T22,T23

 LINE       597
 EXPRESSION (state_q != ErrorSt)
            ----------1---------
-1-StatusTestsExclude Annotation
0Excluded VC_COV_UNR
1Excluded VC_COV_UNR

 LINE       605
 EXPRESSION (state_q != ErrorSt)
            ----------1---------
-1-StatusTests
0CoveredT2,T9,T5
1CoveredT2,T9,T5

 LINE       636
 EXPRESSION ((base_sel == DigOffset) ? DigestOffset : 11'b11011010000)
             -----------1-----------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T3,T5

 LINE       636
 SUB-EXPRESSION (base_sel == DigOffset)
                -----------1-----------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T3,T5

 LINE       652
 EXPRESSION ((data_sel == ScrmblData) ? scrmbl_data_i : otp_rdata_i)
             ------------1-----------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       652
 SUB-EXPRESSION (data_sel == ScrmblData)
                ------------1-----------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       678
 EXPRESSION (init_done_o ? data : DataDefault)
             -----1-----
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T2,T3

 LINE       709
 EXPRESSION ((digest_o != '0) ? MuBi8True : MuBi8False)
             --------1-------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T3,T4

 LINE       709
 SUB-EXPRESSION (digest_o != '0)
                --------1-------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T3,T4

 LINE       729
 EXPRESSION ((digest_o != '0) ? MuBi8True : MuBi8False)
             --------1-------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T3,T4

 LINE       729
 SUB-EXPRESSION (digest_o != '0)
                --------1-------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT1,T3,T4

FSM Coverage for Instance : tb.dut.gen_partitions[7].gen_buffered.u_part_buf
Summary for FSM :: state_q
TotalCoveredPercent
States 15 15 100.00 (Not included in score)
Transitions 31 30 96.77
Sequences 0 0

State, Transition and Sequence Details for FSM :: state_q
statesLine No.CoveredTestsExclude Annotation
CnstyReadSt 334 Covered T1,T3,T5
CnstyReadWaitSt 352 Covered T1,T3,T5
ErrorSt 286 Covered T2,T9,T5
IdleSt 369 Covered T1,T2,T3
InitDescrSt 276 Covered T1,T2,T3
InitDescrWaitSt 303 Covered T1,T2,T3
InitSt 246 Covered T1,T2,T3
InitWaitSt 256 Covered T1,T2,T3
IntegDigClrSt 272 Covered T1,T2,T3
IntegDigFinSt 491 Covered T1,T2,T3
IntegDigPadSt 493 Excluded VC_COV_UNR
IntegDigSt 434 Covered T1,T2,T3
IntegDigWaitSt 532 Covered T1,T2,T3
IntegScrSt 427 Covered T1,T2,T3
IntegScrWaitSt 460 Covered T1,T2,T3
ResetSt 244 Covered T1,T2,T3


transitionsLine No.CoveredTestsExclude Annotation
CnstyReadSt->CnstyReadWaitSt 352 Covered T1,T3,T5
CnstyReadSt->ErrorSt 596 Covered T5,T63,T14
CnstyReadWaitSt->CnstyReadSt 390 Excluded VC_COV_UNR
CnstyReadWaitSt->ErrorSt 373 Covered T50,T108,T109
CnstyReadWaitSt->IdleSt 369 Covered T1,T3,T5
IdleSt->CnstyReadSt 334 Covered T1,T3,T5
IdleSt->ErrorSt 596 Covered T2,T10,T100
IdleSt->IntegDigClrSt 326 Covered T1,T2,T3
InitDescrSt->ErrorSt 596 Covered T110,T111
InitDescrSt->InitDescrWaitSt 303 Covered T1,T2,T3
InitDescrWaitSt->ErrorSt 596 Covered T44,T48,T102
InitDescrWaitSt->InitSt 315 Covered T1,T2,T3
InitSt->ErrorSt 596 Covered T9,T64,T105
InitSt->InitWaitSt 256 Covered T1,T2,T3
InitWaitSt->ErrorSt 286 Covered T11,T47,T81
InitWaitSt->InitDescrSt 276 Covered T1,T2,T3
InitWaitSt->InitSt 278 Excluded VC_COV_UNR
InitWaitSt->IntegDigClrSt 272 Covered T1,T2,T3
IntegDigClrSt->ErrorSt 596 Covered T6,T7,T8
IntegDigClrSt->IdleSt 443 Excluded VC_COV_UNR
IntegDigClrSt->IntegDigSt 434 Excluded VC_COV_UNR
IntegDigClrSt->IntegScrSt 427 Covered T1,T2,T3
IntegDigFinSt->ErrorSt 596 Not Covered
IntegDigFinSt->IntegDigWaitSt 532 Covered T1,T2,T3
IntegDigPadSt->ErrorSt 596 Excluded
IntegDigPadSt->IntegDigFinSt 520 Excluded
IntegDigSt->ErrorSt 596 Covered T40
IntegDigSt->IntegDigFinSt 491 Covered T1,T2,T3
IntegDigSt->IntegDigPadSt 493 Excluded
IntegDigSt->IntegScrSt 504 Covered T1,T2,T3
IntegDigWaitSt->ErrorSt 560 Covered T51,T52,T53
IntegDigWaitSt->IdleSt 548 Covered T1,T2,T3
IntegScrSt->ErrorSt 596 Covered T84
IntegScrSt->IntegScrWaitSt 460 Covered T1,T2,T3
IntegScrWaitSt->ErrorSt 596 Covered T7,T25,T112
IntegScrWaitSt->IntegDigSt 470 Covered T1,T2,T3
ResetSt->ErrorSt 596 Covered T74,T75,T76
ResetSt->InitSt 246 Covered T1,T2,T3


Summary for FSM :: error_q
TotalCoveredPercent
States 4 4 100.00 (Not included in score)
Transitions 5 4 80.00
Sequences 0 0

State, Transition and Sequence Details for FSM :: error_q
statesLine No.CoveredTests
CheckFailError 374 Covered T51,T52,T53
FsmStateError 574 Covered T2,T9,T5
MacroEccCorrError 283 Covered T47,T49,T48
NoError 573 Covered T1,T2,T3


transitionsLine No.CoveredTestsExclude Annotation
CheckFailError->FsmStateError 606 Excluded VC_COV_UNR
CheckFailError->MacroEccCorrError 283 Excluded VC_COV_UNR
FsmStateError->CheckFailError 374 Excluded VC_COV_UNR
FsmStateError->MacroEccCorrError 283 Excluded VC_COV_UNR
MacroEccCorrError->CheckFailError 374 Not Covered
MacroEccCorrError->FsmStateError 606 Covered T47,T48,T33
NoError->CheckFailError 374 Covered T51,T52,T53
NoError->FsmStateError 574 Covered T2,T9,T5
NoError->MacroEccCorrError 283 Covered T47,T49,T48



Branch Coverage for Instance : tb.dut.gen_partitions[7].gen_buffered.u_part_buf
Line No.TotalCoveredPercent
Branches 65 62 95.38
TERNARY 636 2 2 100.00
TERNARY 652 2 2 100.00
TERNARY 678 2 2 100.00
TERNARY 709 2 2 100.00
TERNARY 729 2 2 100.00
CASE 240 47 44 93.62
IF 595 1 1 100.00
IF 602 3 3 100.00
IF 750 2 2 100.00
IF 753 2 2 100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_ip_otp_ctrl_1.0/rtl/otp_ctrl_part_buf.sv' or '../src/lowrisc_ip_otp_ctrl_1.0/rtl/otp_ctrl_part_buf.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 636 ((base_sel == DigOffset)) ?

Branches:
-1-StatusTests
1 Covered T1,T3,T5
0 Covered T1,T2,T3


LineNo. Expression -1-: 652 ((data_sel == ScrmblData)) ?

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


LineNo. Expression -1-: 678 (init_done_o) ?

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


LineNo. Expression -1-: 709 ((digest_o != '0)) ?

Branches:
-1-StatusTests
1 Covered T1,T3,T4
0 Covered T1,T2,T3


LineNo. Expression -1-: 729 ((digest_o != '0)) ?

Branches:
-1-StatusTests
1 Covered T1,T3,T4
0 Covered T1,T2,T3


LineNo. Expression -1-: 240 case (state_q) -2-: 245 if (init_req_i) -3-: 255 if (otp_gnt_i) -4-: 265 if (otp_rvalid_i) -5-: 267 if ((otp_err inside {NoError, MacroEccCorrError})) -6-: 271 if ((cnt == LastScrmblBlock)) -7-: 275 if (1'b1) -8-: 282 if ((otp_err != NoError)) -9-: 302 if ((scrmbl_mtx_gnt_i && scrmbl_ready_i)) -10-: 314 if (scrmbl_valid_i) -11-: 324 if (integ_chk_req_i) -12-: 325 if (1'b1) -13-: 333 if (cnsty_chk_req_i) -14-: 348 if (1'b1) -15-: 351 if (otp_gnt_i) -16-: 362 if (otp_rvalid_i) -17-: 363 if ((otp_err inside {NoError, MacroEccCorrError})) -18-: 366 if (1'b1) -19-: 368 if (((digest_o == data_mux) || (digest_o == '0))) -20-: 381 if (((scrmbl_data_o == data_mux) || lc_ctrl_pkg::lc_tx_test_true_strict(check_byp_en_i))) -21-: 385 if ((cnt == LastScrmblBlock)) -22-: 401 if ((otp_err != NoError)) -23-: 417 if (1'b1) -24-: 424 if (1'b1) -25-: 426 if ((scrmbl_mtx_gnt_i && scrmbl_ready_i)) -26-: 433 if ((scrmbl_mtx_gnt_i && scrmbl_ready_i)) -27-: 444 if (prim_mubi_pkg::mubi8_test_true_strict(dout_locked_q)) -28-: 459 if (scrmbl_ready_i) -29-: 469 if (scrmbl_valid_i) -30-: 482 if (scrmbl_ready_i) -31-: 485 if ((cnt == PenultimateScrmblBlock)) -32-: 489 if (cnt[0]) -33-: 498 if (cnt[0]) -34-: 503 if (1'b1) -35-: 519 if (scrmbl_ready_i) -36-: 531 if (scrmbl_ready_i) -37-: 544 if (scrmbl_valid_i) -38-: 547 if (((digest_o == data_mux) || (digest_o == '0))) -39-: 551 if (prim_mubi_pkg::mubi8_test_true_strict(dout_locked_q)) -40-: 573 if ((error_q == NoError))

Branches:
-1--2--3--4--5--6--7--8--9--10--11--12--13--14--15--16--17--18--19--20--21--22--23--24--25--26--27--28--29--30--31--32--33--34--35--36--37--38--39--40-StatusTestsExclude Annotation
ResetSt 1 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - Covered T1,T2,T3
ResetSt 0 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - Covered T1,T2,T3
InitSt - 1 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - Covered T1,T2,T3
InitSt - 0 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - Covered T1,T2,T3
InitWaitSt - - 1 1 1 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - Covered T1,T2,T3
InitWaitSt - - 1 1 0 1 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - Covered T1,T2,T3
InitWaitSt - - 1 1 0 0 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - Unreachable
InitWaitSt - - 1 1 - - 1 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - Covered T47,T48,T33
InitWaitSt - - 1 1 - - 0 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - Covered T1,T2,T3
InitWaitSt - - 1 0 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - Covered T79,T113,T114
InitWaitSt - - 0 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - Covered T1,T2,T3
InitDescrSt - - - - - - - 1 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - Covered T1,T2,T3
InitDescrSt - - - - - - - 0 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - Covered T1,T2,T3
InitDescrWaitSt - - - - - - - - 1 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - Covered T1,T2,T3
InitDescrWaitSt - - - - - - - - 0 - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - Covered T1,T2,T3
IdleSt - - - - - - - - - 1 1 - - - - - - - - - - - - - - - - - - - - - - - - - - - - Covered T1,T2,T3
IdleSt - - - - - - - - - 1 0 - - - - - - - - - - - - - - - - - - - - - - - - - - - - Unreachable
IdleSt - - - - - - - - - 0 - 1 - - - - - - - - - - - - - - - - - - - - - - - - - - - Covered T1,T3,T5
IdleSt - - - - - - - - - 0 - 0 - - - - - - - - - - - - - - - - - - - - - - - - - - - Covered T1,T2,T3
CnstyReadSt - - - - - - - - - - - - 1 - - - - - - - - - - - - - - - - - - - - - - - - - - Covered T1,T3,T5
CnstyReadSt - - - - - - - - - - - - 0 - - - - - - - - - - - - - - - - - - - - - - - - - - Excluded VC_COV_UNR
CnstyReadSt - - - - - - - - - - - - - 1 - - - - - - - - - - - - - - - - - - - - - - - - - Covered T1,T3,T5
CnstyReadSt - - - - - - - - - - - - - 0 - - - - - - - - - - - - - - - - - - - - - - - - - Covered T1,T3,T5
CnstyReadWaitSt - - - - - - - - - - - - - - 1 1 1 1 - - - - - - - - - - - - - - - - - - - - - Covered T1,T3,T5
CnstyReadWaitSt - - - - - - - - - - - - - - 1 1 1 0 - - - - - - - - - - - - - - - - - - - - - Not Covered
CnstyReadWaitSt - - - - - - - - - - - - - - 1 1 0 - 1 1 - - - - - - - - - - - - - - - - - - - Unreachable
CnstyReadWaitSt - - - - - - - - - - - - - - 1 1 0 - 1 0 - - - - - - - - - - - - - - - - - - - Unreachable
CnstyReadWaitSt - - - - - - - - - - - - - - 1 1 0 - 0 - - - - - - - - - - - - - - - - - - - - Unreachable
CnstyReadWaitSt - - - - - - - - - - - - - - 1 1 - - - - 1 - - - - - - - - - - - - - - - - - - Covered T49,T50,T37
CnstyReadWaitSt - - - - - - - - - - - - - - 1 1 - - - - 0 - - - - - - - - - - - - - - - - - - Covered T1,T3,T5
CnstyReadWaitSt - - - - - - - - - - - - - - 1 0 - - - - - - - - - - - - - - - - - - - - - - - Covered T109,T82,T38
CnstyReadWaitSt - - - - - - - - - - - - - - 0 - - - - - - - - - - - - - - - - - - - - - - - - Covered T1,T3,T5
IntegDigClrSt - - - - - - - - - - - - - - - - - - - - - 1 1 1 - - - - - - - - - - - - - - - Covered T1,T2,T3
IntegDigClrSt - - - - - - - - - - - - - - - - - - - - - 1 1 0 - - - - - - - - - - - - - - - Covered T1,T2,T3
IntegDigClrSt - - - - - - - - - - - - - - - - - - - - - 1 0 - 1 - - - - - - - - - - - - - - Unreachable
IntegDigClrSt - - - - - - - - - - - - - - - - - - - - - 1 0 - 0 - - - - - - - - - - - - - - Excluded VC_COV_UNR
IntegDigClrSt - - - - - - - - - - - - - - - - - - - - - 0 - - - 1 - - - - - - - - - - - - - Unreachable
IntegDigClrSt - - - - - - - - - - - - - - - - - - - - - 0 - - - 0 - - - - - - - - - - - - - Excluded VC_COV_UNR
IntegScrSt - - - - - - - - - - - - - - - - - - - - - - - - - - 1 - - - - - - - - - - - - Covered T1,T2,T3
IntegScrSt - - - - - - - - - - - - - - - - - - - - - - - - - - 0 - - - - - - - - - - - - Covered T1,T2,T3
IntegScrWaitSt - - - - - - - - - - - - - - - - - - - - - - - - - - - 1 - - - - - - - - - - - Covered T1,T2,T3
IntegScrWaitSt - - - - - - - - - - - - - - - - - - - - - - - - - - - 0 - - - - - - - - - - - Covered T1,T2,T3
IntegDigSt - - - - - - - - - - - - - - - - - - - - - - - - - - - - 1 1 1 - - - - - - - - Covered T1,T2,T3
IntegDigSt - - - - - - - - - - - - - - - - - - - - - - - - - - - - 1 1 0 - - - - - - - - Not Covered
IntegDigSt - - - - - - - - - - - - - - - - - - - - - - - - - - - - 1 0 - 1 - - - - - - - Covered T1,T2,T3
IntegDigSt - - - - - - - - - - - - - - - - - - - - - - - - - - - - 1 0 - 0 - - - - - - - Covered T1,T2,T3
IntegDigSt - - - - - - - - - - - - - - - - - - - - - - - - - - - - 1 0 - - 1 - - - - - - Covered T1,T2,T3
IntegDigSt - - - - - - - - - - - - - - - - - - - - - - - - - - - - 1 0 - - 0 - - - - - - Excluded VC_COV_UNR
IntegDigSt - - - - - - - - - - - - - - - - - - - - - - - - - - - - 0 - - - - - - - - - - Not Covered
IntegDigPadSt - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 1 - - - - - Excluded VC_COV_UNR
IntegDigPadSt - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 0 - - - - - Excluded VC_COV_UNR
IntegDigFinSt - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 1 - - - - Covered T1,T2,T3
IntegDigFinSt - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 0 - - - - Covered T1,T2,T3
IntegDigWaitSt - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 1 1 1 - Covered T1,T2,T3
IntegDigWaitSt - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 1 1 0 - Covered T1,T2,T3
IntegDigWaitSt - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 1 0 - - Covered T51,T52,T53
IntegDigWaitSt - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 0 - - - Covered T1,T2,T3
ErrorSt - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 1 Covered T21,T22,T23
ErrorSt - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 0 Covered T2,T9,T5
default - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - Covered T21,T22,T23


LineNo. Expression -1-: 595 if (ecc_err) -2-: 597 if ((state_q != ErrorSt))

Branches:
-1--2-StatusTestsExclude Annotation
1 1 Excluded VC_COV_UNR
1 0 Excluded VC_COV_UNR
0 - Covered T1,T2,T3


LineNo. Expression -1-: 602 if ((lc_ctrl_pkg::lc_tx_test_true_loose(escalate_en_i) || cnt_err)) -2-: 605 if ((state_q != ErrorSt))

Branches:
-1--2-StatusTests
1 1 Covered T2,T9,T5
1 0 Covered T2,T9,T5
0 - Covered T1,T2,T3


LineNo. Expression -1-: 750 if ((!rst_ni))

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


LineNo. Expression -1-: 753 if ((!rst_ni))

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


Assert Coverage for Instance : tb.dut.gen_partitions[7].gen_buffered.u_part_buf
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 36 35 97.22 34 94.44
Cover properties 0 0 0
Cover sequences 0 0 0
Total 36 35 97.22 34 94.44




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
AccessKnown_A 477811149 476919687 0 0
BypassEnable0_A 477811149 476919687 0 0
BypassEnable1_A 477811149 476919687 0 0
CnstyChkAckKnown_A 477811149 476919687 0 0
DataKnown_A 477811149 476919687 0 0
DigestKnown_A 477811149 476919687 0 0
DigestOffsetMustBeRepresentable_A 1152 1152 0 0
EccErrorState_A 477811149 0 0 0
ErrorKnown_A 477811149 476919687 0 0
InitDoneKnown_A 477811149 476919687 0 0
InitReadLocksPartition_A 477811149 96172988 0 0
InitWriteLocksPartition_A 477811149 96172988 0 0
IntegChkAckKnown_A 477811149 476919687 0 0
OffsetMustBeBlockAligned_A 1152 1152 0 0
OtpAddrKnown_A 477811149 476919687 0 0
OtpCmdKnown_A 477811149 476919687 0 0
OtpErrorState_A 0 0 0 0
OtpPartBufSize_A 1152 1152 0 0
OtpReqKnown_A 477811149 476919687 0 0
OtpSizeKnown_A 477811149 476919687 0 0
OtpWdataKnown_A 477811149 476919687 0 0
ReadLockImpliesDigest_A 477811149 476919687 0 0
ReadLockPropagation_A 477811149 2299895 0 0
ScrambledImpliesDigest_A 477811149 476919687 0 0
ScrmblCmdKnown_A 477811149 476919687 0 0
ScrmblDataKnown_A 477811149 476919687 0 0
ScrmblModeKnown_A 477811149 476919687 0 0
ScrmblMtxReqKnown_A 477811149 476919687 0 0
ScrmblSelKnown_A 477811149 476919687 0 0
ScrmblValidKnown_A 477811149 476919687 0 0
SizeMustBeBlockAligned_A 1152 1152 0 0
WriteLockImpliesDigest_A 477811149 476919687 0 0
WriteLockPropagation_A 477811149 2555417 0 0
gen_digest_read_lock.DigestReadLocksPartition_A 477811149 26430563 0 0
gen_digest_write_lock.DigestWriteLocksPartition_A 477811149 26430563 0 0
u_state_regs_A 477811149 476919687 0 0


AccessKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 477811149 476919687 0 0
T1 128331 127230 0 0
T2 38254 37952 0 0
T3 58595 57411 0 0
T4 27731 26958 0 0
T5 418093 413398 0 0
T6 347169 347156 0 0
T9 13275 12990 0 0
T10 18025 17832 0 0
T11 12680 12419 0 0
T12 72101 70547 0 0

BypassEnable0_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 477811149 476919687 0 0
T1 128331 127230 0 0
T2 38254 37952 0 0
T3 58595 57411 0 0
T4 27731 26958 0 0
T5 418093 413398 0 0
T6 347169 347156 0 0
T9 13275 12990 0 0
T10 18025 17832 0 0
T11 12680 12419 0 0
T12 72101 70547 0 0

BypassEnable1_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 477811149 476919687 0 0
T1 128331 127230 0 0
T2 38254 37952 0 0
T3 58595 57411 0 0
T4 27731 26958 0 0
T5 418093 413398 0 0
T6 347169 347156 0 0
T9 13275 12990 0 0
T10 18025 17832 0 0
T11 12680 12419 0 0
T12 72101 70547 0 0

CnstyChkAckKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 477811149 476919687 0 0
T1 128331 127230 0 0
T2 38254 37952 0 0
T3 58595 57411 0 0
T4 27731 26958 0 0
T5 418093 413398 0 0
T6 347169 347156 0 0
T9 13275 12990 0 0
T10 18025 17832 0 0
T11 12680 12419 0 0
T12 72101 70547 0 0

DataKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 477811149 476919687 0 0
T1 128331 127230 0 0
T2 38254 37952 0 0
T3 58595 57411 0 0
T4 27731 26958 0 0
T5 418093 413398 0 0
T6 347169 347156 0 0
T9 13275 12990 0 0
T10 18025 17832 0 0
T11 12680 12419 0 0
T12 72101 70547 0 0

DigestKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 477811149 476919687 0 0
T1 128331 127230 0 0
T2 38254 37952 0 0
T3 58595 57411 0 0
T4 27731 26958 0 0
T5 418093 413398 0 0
T6 347169 347156 0 0
T9 13275 12990 0 0
T10 18025 17832 0 0
T11 12680 12419 0 0
T12 72101 70547 0 0

DigestOffsetMustBeRepresentable_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 1152 1152 0 0
T1 1 1 0 0
T2 1 1 0 0
T3 1 1 0 0
T4 1 1 0 0
T5 1 1 0 0
T6 1 1 0 0
T9 1 1 0 0
T10 1 1 0 0
T11 1 1 0 0
T12 1 1 0 0

EccErrorState_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 477811149 0 0 0

ErrorKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 477811149 476919687 0 0
T1 128331 127230 0 0
T2 38254 37952 0 0
T3 58595 57411 0 0
T4 27731 26958 0 0
T5 418093 413398 0 0
T6 347169 347156 0 0
T9 13275 12990 0 0
T10 18025 17832 0 0
T11 12680 12419 0 0
T12 72101 70547 0 0

InitDoneKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 477811149 476919687 0 0
T1 128331 127230 0 0
T2 38254 37952 0 0
T3 58595 57411 0 0
T4 27731 26958 0 0
T5 418093 413398 0 0
T6 347169 347156 0 0
T9 13275 12990 0 0
T10 18025 17832 0 0
T11 12680 12419 0 0
T12 72101 70547 0 0

InitReadLocksPartition_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 477811149 96172988 0 0
T1 128331 8973 0 0
T2 38254 25504 0 0
T3 58595 9885 0 0
T4 27731 7659 0 0
T5 418093 52848 0 0
T6 347169 419150 0 0
T9 13275 6149 0 0
T10 18025 11823 0 0
T11 12680 6241 0 0
T12 72101 12381 0 0

InitWriteLocksPartition_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 477811149 96172988 0 0
T1 128331 8973 0 0
T2 38254 25504 0 0
T3 58595 9885 0 0
T4 27731 7659 0 0
T5 418093 52848 0 0
T6 347169 419150 0 0
T9 13275 6149 0 0
T10 18025 11823 0 0
T11 12680 6241 0 0
T12 72101 12381 0 0

IntegChkAckKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 477811149 476919687 0 0
T1 128331 127230 0 0
T2 38254 37952 0 0
T3 58595 57411 0 0
T4 27731 26958 0 0
T5 418093 413398 0 0
T6 347169 347156 0 0
T9 13275 12990 0 0
T10 18025 17832 0 0
T11 12680 12419 0 0
T12 72101 70547 0 0

OffsetMustBeBlockAligned_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 1152 1152 0 0
T1 1 1 0 0
T2 1 1 0 0
T3 1 1 0 0
T4 1 1 0 0
T5 1 1 0 0
T6 1 1 0 0
T9 1 1 0 0
T10 1 1 0 0
T11 1 1 0 0
T12 1 1 0 0

OtpAddrKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 477811149 476919687 0 0
T1 128331 127230 0 0
T2 38254 37952 0 0
T3 58595 57411 0 0
T4 27731 26958 0 0
T5 418093 413398 0 0
T6 347169 347156 0 0
T9 13275 12990 0 0
T10 18025 17832 0 0
T11 12680 12419 0 0
T12 72101 70547 0 0

OtpCmdKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 477811149 476919687 0 0
T1 128331 127230 0 0
T2 38254 37952 0 0
T3 58595 57411 0 0
T4 27731 26958 0 0
T5 418093 413398 0 0
T6 347169 347156 0 0
T9 13275 12990 0 0
T10 18025 17832 0 0
T11 12680 12419 0 0
T12 72101 70547 0 0

OtpPartBufSize_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 1152 1152 0 0
T1 1 1 0 0
T2 1 1 0 0
T3 1 1 0 0
T4 1 1 0 0
T5 1 1 0 0
T6 1 1 0 0
T9 1 1 0 0
T10 1 1 0 0
T11 1 1 0 0
T12 1 1 0 0

OtpReqKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 477811149 476919687 0 0
T1 128331 127230 0 0
T2 38254 37952 0 0
T3 58595 57411 0 0
T4 27731 26958 0 0
T5 418093 413398 0 0
T6 347169 347156 0 0
T9 13275 12990 0 0
T10 18025 17832 0 0
T11 12680 12419 0 0
T12 72101 70547 0 0

OtpSizeKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 477811149 476919687 0 0
T1 128331 127230 0 0
T2 38254 37952 0 0
T3 58595 57411 0 0
T4 27731 26958 0 0
T5 418093 413398 0 0
T6 347169 347156 0 0
T9 13275 12990 0 0
T10 18025 17832 0 0
T11 12680 12419 0 0
T12 72101 70547 0 0

OtpWdataKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 477811149 476919687 0 0
T1 128331 127230 0 0
T2 38254 37952 0 0
T3 58595 57411 0 0
T4 27731 26958 0 0
T5 418093 413398 0 0
T6 347169 347156 0 0
T9 13275 12990 0 0
T10 18025 17832 0 0
T11 12680 12419 0 0
T12 72101 70547 0 0

ReadLockImpliesDigest_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 477811149 476919687 0 0
T1 128331 127230 0 0
T2 38254 37952 0 0
T3 58595 57411 0 0
T4 27731 26958 0 0
T5 418093 413398 0 0
T6 347169 347156 0 0
T9 13275 12990 0 0
T10 18025 17832 0 0
T11 12680 12419 0 0
T12 72101 70547 0 0

ReadLockPropagation_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 477811149 2299895 0 0
T1 128331 11222 0 0
T2 38254 0 0 0
T3 58595 6674 0 0
T4 27731 0 0 0
T5 418093 12155 0 0
T6 347169 0 0 0
T8 0 9908 0 0
T9 13275 0 0 0
T10 18025 0 0 0
T11 12680 0 0 0
T12 72101 0 0 0
T14 0 17418 0 0
T36 0 41949 0 0
T68 0 18376 0 0
T95 0 6292 0 0
T96 0 4137 0 0
T97 0 2100 0 0

ScrambledImpliesDigest_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 477811149 476919687 0 0
T1 128331 127230 0 0
T2 38254 37952 0 0
T3 58595 57411 0 0
T4 27731 26958 0 0
T5 418093 413398 0 0
T6 347169 347156 0 0
T9 13275 12990 0 0
T10 18025 17832 0 0
T11 12680 12419 0 0
T12 72101 70547 0 0

ScrmblCmdKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 477811149 476919687 0 0
T1 128331 127230 0 0
T2 38254 37952 0 0
T3 58595 57411 0 0
T4 27731 26958 0 0
T5 418093 413398 0 0
T6 347169 347156 0 0
T9 13275 12990 0 0
T10 18025 17832 0 0
T11 12680 12419 0 0
T12 72101 70547 0 0

ScrmblDataKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 477811149 476919687 0 0
T1 128331 127230 0 0
T2 38254 37952 0 0
T3 58595 57411 0 0
T4 27731 26958 0 0
T5 418093 413398 0 0
T6 347169 347156 0 0
T9 13275 12990 0 0
T10 18025 17832 0 0
T11 12680 12419 0 0
T12 72101 70547 0 0

ScrmblModeKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 477811149 476919687 0 0
T1 128331 127230 0 0
T2 38254 37952 0 0
T3 58595 57411 0 0
T4 27731 26958 0 0
T5 418093 413398 0 0
T6 347169 347156 0 0
T9 13275 12990 0 0
T10 18025 17832 0 0
T11 12680 12419 0 0
T12 72101 70547 0 0

ScrmblMtxReqKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 477811149 476919687 0 0
T1 128331 127230 0 0
T2 38254 37952 0 0
T3 58595 57411 0 0
T4 27731 26958 0 0
T5 418093 413398 0 0
T6 347169 347156 0 0
T9 13275 12990 0 0
T10 18025 17832 0 0
T11 12680 12419 0 0
T12 72101 70547 0 0

ScrmblSelKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 477811149 476919687 0 0
T1 128331 127230 0 0
T2 38254 37952 0 0
T3 58595 57411 0 0
T4 27731 26958 0 0
T5 418093 413398 0 0
T6 347169 347156 0 0
T9 13275 12990 0 0
T10 18025 17832 0 0
T11 12680 12419 0 0
T12 72101 70547 0 0

ScrmblValidKnown_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 477811149 476919687 0 0
T1 128331 127230 0 0
T2 38254 37952 0 0
T3 58595 57411 0 0
T4 27731 26958 0 0
T5 418093 413398 0 0
T6 347169 347156 0 0
T9 13275 12990 0 0
T10 18025 17832 0 0
T11 12680 12419 0 0
T12 72101 70547 0 0

SizeMustBeBlockAligned_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 1152 1152 0 0
T1 1 1 0 0
T2 1 1 0 0
T3 1 1 0 0
T4 1 1 0 0
T5 1 1 0 0
T6 1 1 0 0
T9 1 1 0 0
T10 1 1 0 0
T11 1 1 0 0
T12 1 1 0 0

WriteLockImpliesDigest_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 477811149 476919687 0 0
T1 128331 127230 0 0
T2 38254 37952 0 0
T3 58595 57411 0 0
T4 27731 26958 0 0
T5 418093 413398 0 0
T6 347169 347156 0 0
T9 13275 12990 0 0
T10 18025 17832 0 0
T11 12680 12419 0 0
T12 72101 70547 0 0

WriteLockPropagation_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 477811149 2555417 0 0
T1 128331 21886 0 0
T2 38254 0 0 0
T3 58595 4237 0 0
T4 27731 0 0 0
T5 418093 22295 0 0
T6 347169 0 0 0
T8 0 24318 0 0
T9 13275 0 0 0
T10 18025 0 0 0
T11 12680 0 0 0
T12 72101 0 0 0
T14 0 31049 0 0
T36 0 22041 0 0
T68 0 27844 0 0
T95 0 869 0 0
T96 0 4676 0 0
T97 0 2301 0 0

gen_digest_read_lock.DigestReadLocksPartition_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 477811149 26430563 0 0
T1 128331 92427 0 0
T2 38254 0 0 0
T3 58595 44676 0 0
T4 27731 13965 0 0
T5 418093 201418 0 0
T6 347169 0 0 0
T9 13275 0 0 0
T10 18025 2117 0 0
T11 12680 0 0 0
T12 72101 47366 0 0
T36 0 118854 0 0
T63 0 19394 0 0
T95 0 52380 0 0
T98 0 2477 0 0

gen_digest_write_lock.DigestWriteLocksPartition_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 477811149 26430563 0 0
T1 128331 92427 0 0
T2 38254 0 0 0
T3 58595 44676 0 0
T4 27731 13965 0 0
T5 418093 201418 0 0
T6 347169 0 0 0
T9 13275 0 0 0
T10 18025 2117 0 0
T11 12680 0 0 0
T12 72101 47366 0 0
T36 0 118854 0 0
T63 0 19394 0 0
T95 0 52380 0 0
T98 0 2477 0 0

u_state_regs_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 477811149 476919687 0 0
T1 128331 127230 0 0
T2 38254 37952 0 0
T3 58595 57411 0 0
T4 27731 26958 0 0
T5 418093 413398 0 0
T6 347169 347156 0 0
T9 13275 12990 0 0
T10 18025 17832 0 0
T11 12680 12419 0 0
T12 72101 70547 0 0

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%