Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Module : tlul_lc_gate
SCORELINECONDTOGGLEFSMBRANCHASSERT
86.94 100.00 88.89 100.00 95.83 50.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_tlul_lc_gate_0.1/rtl/tlul_lc_gate.sv

Module self-instances :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb.dut.u_tlul_lc_gate 87.78 100.00 88.89 100.00 100.00 50.00



Module Instance : tb.dut.u_tlul_lc_gate

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
87.78 100.00 88.89 100.00 100.00 50.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
96.07 100.00 92.86 100.00 100.00 87.50


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
96.14 94.16 96.15 96.75 96.43 97.18 dut


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
gen_lc_gating_muxes[0].u_prim_blanker_d2h 100.00 100.00
gen_lc_gating_muxes[0].u_prim_blanker_h2d 100.00 100.00
gen_lc_gating_muxes[1].u_prim_blanker_d2h 100.00 100.00
gen_lc_gating_muxes[1].u_prim_blanker_h2d 100.00 100.00
u_err_en_sync 100.00 100.00 100.00
u_state_regs 100.00 100.00 100.00 100.00
u_tlul_err_resp 100.00 100.00 100.00 100.00 100.00

Line Coverage for Module : tlul_lc_gate
Line No.TotalCoveredPercent
TOTAL5151100.00
CONT_ASSIGN8411100.00
CONT_ASSIGN8511100.00
ALWAYS14433100.00
CONT_ASSIGN14911100.00
CONT_ASSIGN15011100.00
ALWAYS15366100.00
ALWAYS1642828100.00
ALWAYS2301010100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_tlul_lc_gate_0.1/rtl/tlul_lc_gate.sv' or '../src/lowrisc_tlul_lc_gate_0.1/rtl/tlul_lc_gate.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
84 1 1
85 1 1
144 3 3
149 1 1
150 1 1
153 1 1
154 1 1
155 1 1
156 1 1
157 1 1
158 1 1
MISSING_ELSE
164 1 1
165 1 1
166 1 1
167 1 1
168 1 1
169 1 1
171 1 1
173 1 1
174 1 1
MISSING_ELSE
176 1 1
177 1 1
MISSING_ELSE
182 1 1
183 1 1
184 1 1
186 1 1
191 1 1
192 1 1
193 1 1
194 1 1
195 1 1
196 1 1
==> MISSING_ELSE
201 1 1
202 1 1
203 1 1
MISSING_ELSE
208 1 1
209 1 1
210 1 1
211 1 1
MISSING_ELSE
230 1 1
231 1 1
232 1 1
234 1 1
235 1 1
236 1 1
MISSING_ELSE
239 1 1
240 1 1
241 1 1
242 1 1
MISSING_ELSE


Cond Coverage for Module : tlul_lc_gate
TotalCoveredPercent
Conditions181688.89
Logical181688.89
Non-Logical00
Event00

 LINE       149
 EXPRESSION (tl_h2d_i.a_valid & tl_d2h_o.a_ready)
             --------1-------   --------2-------
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT1,T3,T4
11CoveredT1,T3,T4

 LINE       150
 EXPRESSION (tl_h2d_i.d_ready & tl_d2h_o.d_valid)
             --------1-------   --------2-------
-1--2-StatusTests
01CoveredT1,T5,T6
10CoveredT1,T2,T3
11CoveredT1,T3,T4

 LINE       155
 EXPRESSION (a_ack && ((!d_ack)))
             --1--    -----2----
-1--2-StatusTests
01CoveredT1,T2,T3
10Not Covered
11CoveredT1,T3,T4

 LINE       157
 EXPRESSION (d_ack && ((!a_ack)))
             --1--    -----2----
-1--2-StatusTests
01CoveredT1,T2,T3
10Not Covered
11CoveredT1,T3,T4

 LINE       176
 EXPRESSION (outstanding_txn != '0)
            -----------1-----------
-1-StatusTests
0CoveredT5,T8,T136
1CoveredT5,T8,T9

 LINE       183
 EXPRESSION (outstanding_txn == '0)
            -----------1-----------
-1-StatusTests
0CoveredT8,T13,T14
1CoveredT5,T8,T9

 LINE       210
 EXPRESSION (outstanding_txn == '0)
            -----------1-----------
-1-StatusTests
0CoveredT14,T17,T137
1CoveredT5,T8,T136

FSM Coverage for Module : tlul_lc_gate
Summary for FSM :: state_q
TotalCoveredPercent
States 5 5 100.00 (Not included in score)
Transitions 7 7 100.00
Sequences 0 0

State, Transition and Sequence Details for FSM :: state_q
states   Line No.   Covered   Tests   
StActive 196 Covered T5,T8,T136
StError 184 Covered T1,T2,T3
StErrorOutstanding 203 Covered T5,T8,T136
StFlush 184 Covered T138,T139,T140
StOutstanding 174 Covered T5,T8,T9


transitions   Line No.   Covered   Tests   
StActive->StOutstanding 174 Covered T5,T8,T9
StError->StErrorOutstanding 203 Covered T5,T8,T136
StErrorOutstanding->StActive 211 Covered T5,T8,T136
StFlush->StActive 196 Covered T139,T140,T141
StFlush->StError 194 Covered T138
StOutstanding->StError 184 Covered T5,T8,T9
StOutstanding->StFlush 184 Covered T138,T139,T140



Branch Coverage for Module : tlul_lc_gate
Line No.TotalCoveredPercent
Branches 24 23 95.83
IF 144 2 2 100.00
IF 153 4 4 100.00
CASE 171 14 13 92.86
IF 234 2 2 100.00
IF 239 2 2 100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_tlul_lc_gate_0.1/rtl/tlul_lc_gate.sv' or '../src/lowrisc_tlul_lc_gate_0.1/rtl/tlul_lc_gate.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 144 if ((!rst_ni))

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


LineNo. Expression -1-: 153 if ((!rst_ni)) -2-: 155 if ((a_ack && (!d_ack))) -3-: 157 if ((d_ack && (!a_ack)))

Branches:
-1--2--3-StatusTests
1 - - Covered T1,T2,T3
0 1 - Covered T1,T3,T4
0 0 1 Covered T1,T3,T4
0 0 0 Covered T1,T2,T3


LineNo. Expression -1-: 171 case (state_q) -2-: 173 if ((lc_ctrl_pkg::lc_tx_test_false_loose(lc_en_i) || flush_req_i)) -3-: 176 if ((outstanding_txn != '0)) -4-: 183 if ((outstanding_txn == '0)) -5-: 193 if (lc_ctrl_pkg::lc_tx_test_false_loose(lc_en_i)) -6-: 195 if ((!flush_req_i)) -7-: 202 if (lc_ctrl_pkg::lc_tx_test_true_strict(lc_en_i)) -8-: 210 if ((outstanding_txn == '0))

Branches:
-1--2--3--4--5--6--7--8-StatusTests
StActive 1 - - - - - - Covered T5,T8,T9
StActive 0 - - - - - - Covered T5,T8,T136
StActive - 1 - - - - - Covered T5,T8,T9
StActive - 0 - - - - - Covered T5,T8,T136
StOutstanding - - 1 - - - - Covered T5,T8,T9
StOutstanding - - 0 - - - - Covered T8,T13,T14
StFlush - - - 1 - - - Covered T138
StFlush - - - 0 1 - - Covered T139,T140,T141
StFlush - - - 0 0 - - Not Covered
StError - - - - - 1 - Covered T5,T8,T136
StError - - - - - 0 - Covered T1,T2,T3
StErrorOutstanding - - - - - - 1 Covered T5,T8,T136
StErrorOutstanding - - - - - - 0 Covered T14,T17,T137
default - - - - - - - Covered T25,T26,T27


LineNo. Expression -1-: 234 if (lc_ctrl_pkg::lc_tx_test_true_loose(err_en))

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T5,T8,T136


LineNo. Expression -1-: 239 if (block_cmd)

Branches:
-1-StatusTests
1 Covered T5,T8,T136
0 Covered T1,T2,T3


Assert Coverage for Module : tlul_lc_gate
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 2 2 100.00 1 50.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 2 2 100.00 1 50.00




Assertion Details

Name   Attempts   Real Successes   Failures   Incomplete   
OutStandingOvfl_A 462772914 0 0 0
u_state_regs_A 462772914 461830240 0 0


OutStandingOvfl_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 462772914 0 0 0

u_state_regs_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 462772914 461830240 0 0
T1 13731 13469 0 0
T2 15356 15083 0 0
T3 18373 18108 0 0
T4 74889 73283 0 0
T5 678672 668007 0 0
T6 165586 164402 0 0
T7 117076 116813 0 0
T10 15102 14859 0 0
T11 9871 9672 0 0
T12 120257 119919 0 0

Line Coverage for Instance : tb.dut.u_tlul_lc_gate
Line No.TotalCoveredPercent
TOTAL5151100.00
CONT_ASSIGN8411100.00
CONT_ASSIGN8511100.00
ALWAYS14433100.00
CONT_ASSIGN14911100.00
CONT_ASSIGN15011100.00
ALWAYS15366100.00
ALWAYS1642828100.00
ALWAYS2301010100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_tlul_lc_gate_0.1/rtl/tlul_lc_gate.sv' or '../src/lowrisc_tlul_lc_gate_0.1/rtl/tlul_lc_gate.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
84 1 1
85 1 1
144 3 3
149 1 1
150 1 1
153 1 1
154 1 1
155 1 1
156 1 1
157 1 1
158 1 1
MISSING_ELSE
164 1 1
165 1 1
166 1 1
167 1 1
168 1 1
169 1 1
171 1 1
173 1 1
174 1 1
MISSING_ELSE
176 1 1
177 1 1
MISSING_ELSE
182 1 1
183 1 1
184 1 1
186 1 1
191 1 1
192 1 1
193 1 1
194 1 1
195 1 1
196 1 1
==> MISSING_ELSE
201 1 1
202 1 1
203 1 1
MISSING_ELSE
208 1 1
209 1 1
210 1 1
211 1 1
MISSING_ELSE
230 1 1
231 1 1
232 1 1
234 1 1
235 1 1
236 1 1
MISSING_ELSE
239 1 1
240 1 1
241 1 1
242 1 1
MISSING_ELSE


Cond Coverage for Instance : tb.dut.u_tlul_lc_gate
TotalCoveredPercent
Conditions181688.89
Logical181688.89
Non-Logical00
Event00

 LINE       149
 EXPRESSION (tl_h2d_i.a_valid & tl_d2h_o.a_ready)
             --------1-------   --------2-------
-1--2-StatusTests
01CoveredT1,T2,T3
10CoveredT1,T3,T4
11CoveredT1,T3,T4

 LINE       150
 EXPRESSION (tl_h2d_i.d_ready & tl_d2h_o.d_valid)
             --------1-------   --------2-------
-1--2-StatusTests
01CoveredT1,T5,T6
10CoveredT1,T2,T3
11CoveredT1,T3,T4

 LINE       155
 EXPRESSION (a_ack && ((!d_ack)))
             --1--    -----2----
-1--2-StatusTests
01CoveredT1,T2,T3
10Not Covered
11CoveredT1,T3,T4

 LINE       157
 EXPRESSION (d_ack && ((!a_ack)))
             --1--    -----2----
-1--2-StatusTests
01CoveredT1,T2,T3
10Not Covered
11CoveredT1,T3,T4

 LINE       176
 EXPRESSION (outstanding_txn != '0)
            -----------1-----------
-1-StatusTests
0CoveredT5,T8,T136
1CoveredT5,T8,T9

 LINE       183
 EXPRESSION (outstanding_txn == '0)
            -----------1-----------
-1-StatusTests
0CoveredT8,T13,T14
1CoveredT5,T8,T9

 LINE       210
 EXPRESSION (outstanding_txn == '0)
            -----------1-----------
-1-StatusTests
0CoveredT14,T17,T137
1CoveredT5,T8,T136

FSM Coverage for Instance : tb.dut.u_tlul_lc_gate
Summary for FSM :: state_q
TotalCoveredPercent
States 5 5 100.00 (Not included in score)
Transitions 7 7 100.00
Sequences 0 0

State, Transition and Sequence Details for FSM :: state_q
states   Line No.   Covered   Tests   
StActive 196 Covered T5,T8,T136
StError 184 Covered T1,T2,T3
StErrorOutstanding 203 Covered T5,T8,T136
StFlush 184 Covered T138,T139,T140
StOutstanding 174 Covered T5,T8,T9


transitions   Line No.   Covered   Tests   
StActive->StOutstanding 174 Covered T5,T8,T9
StError->StErrorOutstanding 203 Covered T5,T8,T136
StErrorOutstanding->StActive 211 Covered T5,T8,T136
StFlush->StActive 196 Covered T139,T140,T141
StFlush->StError 194 Covered T138
StOutstanding->StError 184 Covered T5,T8,T9
StOutstanding->StFlush 184 Covered T138,T139,T140



Branch Coverage for Instance : tb.dut.u_tlul_lc_gate
Line No.TotalCoveredPercent
Branches 23 23 100.00
IF 144 2 2 100.00
IF 153 4 4 100.00
CASE 171 13 13 100.00
IF 234 2 2 100.00
IF 239 2 2 100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_tlul_lc_gate_0.1/rtl/tlul_lc_gate.sv' or '../src/lowrisc_tlul_lc_gate_0.1/rtl/tlul_lc_gate.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 144 if ((!rst_ni))

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T1,T2,T3


LineNo. Expression -1-: 153 if ((!rst_ni)) -2-: 155 if ((a_ack && (!d_ack))) -3-: 157 if ((d_ack && (!a_ack)))

Branches:
-1--2--3-StatusTests
1 - - Covered T1,T2,T3
0 1 - Covered T1,T3,T4
0 0 1 Covered T1,T3,T4
0 0 0 Covered T1,T2,T3


LineNo. Expression -1-: 171 case (state_q) -2-: 173 if ((lc_ctrl_pkg::lc_tx_test_false_loose(lc_en_i) || flush_req_i)) -3-: 176 if ((outstanding_txn != '0)) -4-: 183 if ((outstanding_txn == '0)) -5-: 193 if (lc_ctrl_pkg::lc_tx_test_false_loose(lc_en_i)) -6-: 195 if ((!flush_req_i)) -7-: 202 if (lc_ctrl_pkg::lc_tx_test_true_strict(lc_en_i)) -8-: 210 if ((outstanding_txn == '0))

Branches:
-1--2--3--4--5--6--7--8-StatusTestsExclude Annotation
StActive 1 - - - - - - Covered T5,T8,T9
StActive 0 - - - - - - Covered T5,T8,T136
StActive - 1 - - - - - Covered T5,T8,T9
StActive - 0 - - - - - Covered T5,T8,T136
StOutstanding - - 1 - - - - Covered T5,T8,T9
StOutstanding - - 0 - - - - Covered T8,T13,T14
StFlush - - - 1 - - - Covered T138
StFlush - - - 0 1 - - Covered T139,T140,T141
StFlush - - - 0 0 - - Excluded VC_COV_UNR
StError - - - - - 1 - Covered T5,T8,T136
StError - - - - - 0 - Covered T1,T2,T3
StErrorOutstanding - - - - - - 1 Covered T5,T8,T136
StErrorOutstanding - - - - - - 0 Covered T14,T17,T137
default - - - - - - - Covered T25,T26,T27


LineNo. Expression -1-: 234 if (lc_ctrl_pkg::lc_tx_test_true_loose(err_en))

Branches:
-1-StatusTests
1 Covered T1,T2,T3
0 Covered T5,T8,T136


LineNo. Expression -1-: 239 if (block_cmd)

Branches:
-1-StatusTests
1 Covered T5,T8,T136
0 Covered T1,T2,T3


Assert Coverage for Instance : tb.dut.u_tlul_lc_gate
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 2 2 100.00 1 50.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 2 2 100.00 1 50.00




Assertion Details

Name   Attempts   Real Successes   Failures   Incomplete   
OutStandingOvfl_A 462772914 0 0 0
u_state_regs_A 462772914 461830240 0 0


OutStandingOvfl_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 462772914 0 0 0

u_state_regs_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 462772914 461830240 0 0
T1 13731 13469 0 0
T2 15356 15083 0 0
T3 18373 18108 0 0
T4 74889 73283 0 0
T5 678672 668007 0 0
T6 165586 164402 0 0
T7 117076 116813 0 0
T10 15102 14859 0 0
T11 9871 9672 0 0
T12 120257 119919 0 0