Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts



Module Instance : tb.dut.u_otp_ctrl_lfsr_timer.u_prim_double_lfsr.gen_double_lfsr[0].u_prim_lfsr

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
74.70 74.70


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
74.70 74.70


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
100.00 100.00 100.00 100.00 u_prim_double_lfsr


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children



Module Instance : tb.dut.u_otp_ctrl_lfsr_timer.u_prim_double_lfsr.gen_double_lfsr[1].u_prim_lfsr

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
74.70 74.70


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
74.70 74.70


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
100.00 100.00 100.00 100.00 u_prim_double_lfsr


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children

Toggle Coverage for Module : prim_lfsr
TotalCoveredPercent
Totals 5 4 80.00
Total Bits 166 124 74.70
Total Bits 0->1 83 62 74.70
Total Bits 1->0 83 62 74.70

Ports 5 4 80.00
Port Bits 166 124 74.70
Port Bits 0->1 83 62 74.70
Port Bits 1->0 83 62 74.70

Port Details
NameToggleToggle 1->0TestsToggle 0->1TestsDirection
clk_i Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
rst_ni Yes Yes T3,T6,T7 Yes T1,T2,T3 INPUT
seed_en_i Unreachable Unreachable Unreachable INPUT
seed_i[39:0] Unreachable Unreachable Unreachable INPUT
lfsr_en_i Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
entropy_i[0] Yes Yes *T15 Yes T15 INPUT
entropy_i[2:1] No No No INPUT
entropy_i[3] Yes Yes *T15 Yes T15 INPUT
entropy_i[5:4] No No No INPUT
entropy_i[6] Yes Yes *T15 Yes T15 INPUT
entropy_i[8:7] No No No INPUT
entropy_i[9] Yes Yes *T15 Yes T15 INPUT
entropy_i[12:10] No No No INPUT
entropy_i[13] Yes Yes *T15 Yes T15 INPUT
entropy_i[17:14] No No No INPUT
entropy_i[22:18] Yes Yes T15 Yes T15 INPUT
entropy_i[23] No No No INPUT
entropy_i[25:24] Yes Yes T15 Yes T15 INPUT
entropy_i[26] No No No INPUT
entropy_i[27] Yes Yes *T15 Yes T15 INPUT
entropy_i[28] No No No INPUT
entropy_i[29] Yes Yes *T15 Yes T15 INPUT
entropy_i[32:30] No No No INPUT
entropy_i[37:33] Yes Yes T15 Yes T15 INPUT
entropy_i[39:38] No No No INPUT
state_o[39:0] Yes Yes T1,T3,T6 Yes T2,T3,T6 OUTPUT

*Tests covering at least one bit in the range
Toggle Coverage for Instance : tb.dut.u_otp_ctrl_lfsr_timer.u_prim_double_lfsr.gen_double_lfsr[0].u_prim_lfsr
TotalCoveredPercent
Totals 5 4 80.00
Total Bits 166 124 74.70
Total Bits 0->1 83 62 74.70
Total Bits 1->0 83 62 74.70

Ports 5 4 80.00
Port Bits 166 124 74.70
Port Bits 0->1 83 62 74.70
Port Bits 1->0 83 62 74.70

Port Details
NameToggleToggle 1->0TestsToggle 0->1TestsDirection
clk_i Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
rst_ni Yes Yes T3,T6,T7 Yes T1,T2,T3 INPUT
seed_en_i Unreachable Unreachable Unreachable INPUT
seed_i[39:0] Unreachable Unreachable Unreachable INPUT
lfsr_en_i Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
entropy_i[0] Yes Yes *T15 Yes T15 INPUT
entropy_i[2:1] No No No INPUT
entropy_i[3] Yes Yes *T15 Yes T15 INPUT
entropy_i[5:4] No No No INPUT
entropy_i[6] Yes Yes *T15 Yes T15 INPUT
entropy_i[8:7] No No No INPUT
entropy_i[9] Yes Yes *T15 Yes T15 INPUT
entropy_i[12:10] No No No INPUT
entropy_i[13] Yes Yes *T15 Yes T15 INPUT
entropy_i[17:14] No No No INPUT
entropy_i[22:18] Yes Yes T15 Yes T15 INPUT
entropy_i[23] No No No INPUT
entropy_i[25:24] Yes Yes T15 Yes T15 INPUT
entropy_i[26] No No No INPUT
entropy_i[27] Yes Yes *T15 Yes T15 INPUT
entropy_i[28] No No No INPUT
entropy_i[29] Yes Yes *T15 Yes T15 INPUT
entropy_i[32:30] No No No INPUT
entropy_i[37:33] Yes Yes T15 Yes T15 INPUT
entropy_i[39:38] No No No INPUT
state_o[39:0] Yes Yes T1,T3,T6 Yes T2,T3,T6 OUTPUT

*Tests covering at least one bit in the range
Toggle Coverage for Instance : tb.dut.u_otp_ctrl_lfsr_timer.u_prim_double_lfsr.gen_double_lfsr[1].u_prim_lfsr
TotalCoveredPercent
Totals 5 4 80.00
Total Bits 166 124 74.70
Total Bits 0->1 83 62 74.70
Total Bits 1->0 83 62 74.70

Ports 5 4 80.00
Port Bits 166 124 74.70
Port Bits 0->1 83 62 74.70
Port Bits 1->0 83 62 74.70

Port Details
NameToggleToggle 1->0TestsToggle 0->1TestsDirection
clk_i Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
rst_ni Yes Yes T3,T6,T7 Yes T1,T2,T3 INPUT
seed_en_i Unreachable Unreachable Unreachable INPUT
seed_i[39:0] Unreachable Unreachable Unreachable INPUT
lfsr_en_i Yes Yes T1,T2,T3 Yes T1,T2,T3 INPUT
entropy_i[0] Yes Yes *T15 Yes T15 INPUT
entropy_i[2:1] No No No INPUT
entropy_i[3] Yes Yes *T15 Yes T15 INPUT
entropy_i[5:4] No No No INPUT
entropy_i[6] Yes Yes *T15 Yes T15 INPUT
entropy_i[8:7] No No No INPUT
entropy_i[9] Yes Yes *T15 Yes T15 INPUT
entropy_i[12:10] No No No INPUT
entropy_i[13] Yes Yes *T15 Yes T15 INPUT
entropy_i[17:14] No No No INPUT
entropy_i[22:18] Yes Yes T15 Yes T15 INPUT
entropy_i[23] No No No INPUT
entropy_i[25:24] Yes Yes T15 Yes T15 INPUT
entropy_i[26] No No No INPUT
entropy_i[27] Yes Yes *T15 Yes T15 INPUT
entropy_i[28] No No No INPUT
entropy_i[29] Yes Yes *T15 Yes T15 INPUT
entropy_i[32:30] No No No INPUT
entropy_i[37:33] Yes Yes T15 Yes T15 INPUT
entropy_i[39:38] No No No INPUT
state_o[39:0] Yes Yes T1,T3,T6 Yes T2,T3,T6 OUTPUT

*Tests covering at least one bit in the range
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%