Assertions
dashboard | hierarchy | modlist | groups | tests | asserts
Assertions by Category
ASSERTPROPERTIESSEQUENCES
Total1457020
Category 01457020

Assertions by Severity
ASSERTPROPERTIESSEQUENCES
Total1457020
Severity 01457020

Summary for Assertions
NUMBERPERCENT
Total Number1457100.00
Uncovered543.71
Success140396.29
Failure00.00
Incomplete110.75
Without Attempts50.34

Summary for Cover Sequences
NUMBERPERCENT
Total Number20100.00
Uncovered00.00
All Matches20100.00
First Matches20100.00
Go previous page
ASSERTIONSCATEGORYSEVERITYATTEMPTSREAL SUCCESSESFAILURESINCOMPLETE
tb.dut.core_tlul_assert_device.gen_assert_final[57].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[58].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[59].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[5].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[60].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[61].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[62].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[63].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[64].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[65].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[66].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[67].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[68].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[69].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[6].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[70].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[71].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[72].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[73].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[74].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[75].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[76].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[77].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[78].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[79].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[7].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[80].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[81].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[82].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[83].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[84].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[85].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[86].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[87].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[88].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[89].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[8].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[90].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[91].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[92].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[93].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[94].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[95].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[96].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[97].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[98].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[99].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_assert_final[9].noOutstandingReqsAtEndOfSim_A 001322132200
tb.dut.core_tlul_assert_device.gen_device.aDataKnown_M 004947315125099922800
tb.dut.core_tlul_assert_device.gen_device.addrSizeAlignedErr_A 00494730598691663000
tb.dut.core_tlul_assert_device.gen_device.contigMask_M 00494731512553508300
tb.dut.core_tlul_assert_device.gen_device.dDataKnown_A 00494731512850105300
tb.dut.core_tlul_assert_device.gen_device.legalAOpcodeErr_A 00494730598724489100
tb.dut.core_tlul_assert_device.gen_device.legalAParam_M 004947315126391325100
tb.dut.core_tlul_assert_device.gen_device.legalDParam_A 004947315125809058500
tb.dut.core_tlul_assert_device.gen_device.pendingReqPerSrc_M 004947315126391325100
tb.dut.core_tlul_assert_device.gen_device.respMustHaveReq_A 004947315125809058500
tb.dut.core_tlul_assert_device.gen_device.respOpcode_A 004947315125809058500
tb.dut.core_tlul_assert_device.gen_device.respSzEqReqSz_A 004947315125809058500
tb.dut.core_tlul_assert_device.gen_device.sizeGTEMaskErr_A 00494730598500142300
tb.dut.core_tlul_assert_device.gen_device.sizeMatchesMaskErr_A 00494730598513940200
tb.dut.core_tlul_assert_device.p_dbw.TlDbw_A 001322132200
tb.dut.gen_bufs[0].u_prim_mubi8_sender_read_lock.OutputsKnown_A 0049174423849086327500
tb.dut.gen_bufs[0].u_prim_mubi8_sender_write_lock.OutputsKnown_A 0049174423849086327500
tb.dut.gen_bufs[10].u_prim_mubi8_sender_read_lock.OutputsKnown_A 0049174423849086327500
tb.dut.gen_bufs[10].u_prim_mubi8_sender_write_lock.OutputsKnown_A 0049174423849086327500
tb.dut.gen_bufs[1].u_prim_mubi8_sender_read_lock.OutputsKnown_A 0049174423849086327500
tb.dut.gen_bufs[1].u_prim_mubi8_sender_write_lock.OutputsKnown_A 0049174423849086327500
tb.dut.gen_bufs[2].u_prim_mubi8_sender_read_lock.OutputsKnown_A 0049174423849086327500
tb.dut.gen_bufs[2].u_prim_mubi8_sender_write_lock.OutputsKnown_A 0049174423849086327500
tb.dut.gen_bufs[3].u_prim_mubi8_sender_read_lock.OutputsKnown_A 0049174423849086327500
tb.dut.gen_bufs[3].u_prim_mubi8_sender_write_lock.OutputsKnown_A 0049174423849086327500
tb.dut.gen_bufs[4].u_prim_mubi8_sender_read_lock.OutputsKnown_A 0049174423849086327500
tb.dut.gen_bufs[4].u_prim_mubi8_sender_write_lock.OutputsKnown_A 0049174423849086327500
tb.dut.gen_bufs[5].u_prim_mubi8_sender_read_lock.OutputsKnown_A 0049174423849086327500
tb.dut.gen_bufs[5].u_prim_mubi8_sender_write_lock.OutputsKnown_A 0049174423849086327500
tb.dut.gen_bufs[6].u_prim_mubi8_sender_read_lock.OutputsKnown_A 0049174423849086327500
tb.dut.gen_bufs[6].u_prim_mubi8_sender_write_lock.OutputsKnown_A 0049174423849086327500
tb.dut.gen_bufs[7].u_prim_mubi8_sender_read_lock.OutputsKnown_A 0049174423849086327500
tb.dut.gen_bufs[7].u_prim_mubi8_sender_write_lock.OutputsKnown_A 0049174423849086327500
tb.dut.gen_bufs[8].u_prim_mubi8_sender_read_lock.OutputsKnown_A 0049174423849086327500
tb.dut.gen_bufs[8].u_prim_mubi8_sender_write_lock.OutputsKnown_A 0049174423849086327500
tb.dut.gen_bufs[9].u_prim_mubi8_sender_read_lock.OutputsKnown_A 0049174423849086327500
tb.dut.gen_bufs[9].u_prim_mubi8_sender_write_lock.OutputsKnown_A 0049174423849086327500
tb.dut.gen_partitions[0].gen_unbuffered.FpvSecCmCtrlPartUnbufFsmCheck_A 004917442385000
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.AccessKnown_A 0049174423849086327500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.DigestKnown_A 0049174423849086327500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.DigestOffsetMustBeRepresentable_A 001149114900
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.EccErrorState_A 004917442381318500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.ErrorKnown_A 0049174423849086327500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.FsmStateKnown_A 0049174423849086327500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.InitDoneKnown_A 0049174423849086327500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.InitReadLocksPartition_A 0049174423810649318800
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.InitWriteLocksPartition_A 0049174423810649318800
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.OffsetMustBeBlockAligned_A 001149114900
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.OtpAddrKnown_A 0049174423849086327500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.OtpCmdKnown_A 0049174423849086327500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.OtpReqKnown_A 0049174423849086327500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.OtpSizeKnown_A 0049174423849086327500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.OtpWdataKnown_A 0049174423849086327500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.ReadLockPropagation_A 0049174423822140808900
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.SizeMustBeBlockAligned_A 001149114900
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.TlulGntKnown_A 0049174423849086327500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.TlulRdataKnown_A 0049174423849086327500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.TlulReadOnReadLock_A 00491744238790100
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.TlulRerrorKnown_A 0049174423849086327500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.TlulRvalidKnown_A 0049174423849086327500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.WriteLockPropagation_A 00491744238279439300
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.gen_digest_write_lock.DigestWriteLocksPartition_A 004917442383702734700
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.gen_digest_write_lock.u_prim_mubi8_sender_write_lock.OutputsKnown_A 0049174423849086327500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.gen_ecc_reg.u_otp_ctrl_ecc_reg.DataKnown_A 0049174423849086327500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.gen_ecc_reg.u_otp_ctrl_ecc_reg.DataOutKnown_A 0049174423849086327500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.gen_ecc_reg.u_otp_ctrl_ecc_reg.EccErrKnown_A 0049174423849086327500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.gen_ecc_reg.u_otp_ctrl_ecc_reg.EccKnown_A 0049174423849086327500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.gen_ecc_reg.u_otp_ctrl_ecc_reg.RDataOutKnown_A 0049174423849086327500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.gen_ecc_reg.u_otp_ctrl_ecc_reg.WidthMustBe64bit_A 001149114900
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.u_prim_mubi8_sender_read_lock_pre.OutputsKnown_A 0049174423849086327500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.u_prim_mubi8_sender_write_lock_pre.OutputsKnown_A 0049174423849086327500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.u_state_regs.AssertConnected_A 001149114900
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.u_state_regs_A 0049174423849086327500
tb.dut.gen_partitions[10].gen_lifecycle.FpvSecCmCntPartLcCheck_A 004917442385000
tb.dut.gen_partitions[10].gen_lifecycle.FpvSecCmCtrlPartLcFsmCheck_A 004917442385000
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.AccessKnown_A 0049174423849086327500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.CnstyChkAckKnown_A 0049174423849086327500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.DataKnown_A 0049174423849086327500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.DigestKnown_A 0049174423849086327500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.DigestOffsetMustBeRepresentable_A 001149114900
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.ErrorKnown_A 0049174423849086327500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.InitDoneKnown_A 0049174423849086327500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.InitReadLocksPartition_A 0049174423811378379600
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.InitWriteLocksPartition_A 0049174423811378379600
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.IntegChkAckKnown_A 0049174423849086327500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.OffsetMustBeBlockAligned_A 001149114900
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.OtpAddrKnown_A 0049174423849086327500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.OtpCmdKnown_A 0049174423849086327500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.OtpErrorState_A 004917442381200
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.OtpPartBufSize_A 001149114900
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.OtpReqKnown_A 0049174423849086327500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.OtpSizeKnown_A 0049174423849086327500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.OtpWdataKnown_A 0049174423849086327500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.ReadLockPropagation_A 0049174423849086327500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.ScrmblCmdKnown_A 0049174423849086327500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.ScrmblDataKnown_A 0049174423849086327500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.ScrmblModeKnown_A 0049174423849086327500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.ScrmblMtxReqKnown_A 0049174423849086327500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.ScrmblSelKnown_A 0049174423849086327500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.ScrmblValidKnown_A 0049174423849086327500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.SizeMustBeBlockAligned_A 001149114900
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.WriteLockPropagation_A 0049174423849086327500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.u_otp_ctrl_ecc_reg.DataKnown_A 0049174423849086327500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.u_otp_ctrl_ecc_reg.DataOutKnown_A 0049174423849086327500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.u_otp_ctrl_ecc_reg.EccErrKnown_A 0049174423849086327500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.u_otp_ctrl_ecc_reg.EccKnown_A 0049174423849086327500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.u_otp_ctrl_ecc_reg.RDataOutKnown_A 0049174423849086327500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.u_otp_ctrl_ecc_reg.WidthMustBe64bit_A 001149114900
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.u_prim_mubi8_sender_read_lock_pre.OutputsKnown_A 0049174423849086327500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.u_prim_mubi8_sender_write_lock_pre.OutputsKnown_A 0049174423849086327500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.u_state_regs.AssertConnected_A 001149114900
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.u_state_regs_A 0049174423849086327500
tb.dut.gen_partitions[1].gen_unbuffered.FpvSecCmCtrlPartUnbufFsmCheck_A 004917442385000
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.AccessKnown_A 0049174423849086327500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.DigestKnown_A 0049174423849086327500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.DigestOffsetMustBeRepresentable_A 001149114900
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.EccErrorState_A 004917442381572400
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.ErrorKnown_A 0049174423849086327500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.FsmStateKnown_A 0049174423849086327500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.InitDoneKnown_A 0049174423849086327500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.InitReadLocksPartition_A 0049174423810668026500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.InitWriteLocksPartition_A 0049174423810668026500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.OffsetMustBeBlockAligned_A 001149114900
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.OtpAddrKnown_A 0049174423849086327500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.OtpCmdKnown_A 0049174423849086327500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.OtpErrorState_A 004917442386200
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.OtpReqKnown_A 0049174423849086327500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.OtpSizeKnown_A 0049174423849086327500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.OtpWdataKnown_A 0049174423849086327500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.ReadLockPropagation_A 0049174423822285049700
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.SizeMustBeBlockAligned_A 001149114900
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.TlulGntKnown_A 0049174423849086327500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.TlulRdataKnown_A 0049174423849086327500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.TlulReadOnReadLock_A 00491744238820800
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.TlulRerrorKnown_A 0049174423849086327500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.TlulRvalidKnown_A 0049174423849086327500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.WriteLockPropagation_A 00491744238297464900
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.gen_digest_write_lock.DigestWriteLocksPartition_A 004917442383520559600
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.gen_digest_write_lock.u_prim_mubi8_sender_write_lock.OutputsKnown_A 0049174423849086327500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.gen_ecc_reg.u_otp_ctrl_ecc_reg.DataKnown_A 0049174423849086327500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.gen_ecc_reg.u_otp_ctrl_ecc_reg.DataOutKnown_A 0049174423849086327500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.gen_ecc_reg.u_otp_ctrl_ecc_reg.EccErrKnown_A 0049174423849086327500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.gen_ecc_reg.u_otp_ctrl_ecc_reg.EccKnown_A 0049174423849086327500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.gen_ecc_reg.u_otp_ctrl_ecc_reg.RDataOutKnown_A 0049174423849086327500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.gen_ecc_reg.u_otp_ctrl_ecc_reg.WidthMustBe64bit_A 001149114900
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.u_prim_mubi8_sender_read_lock_pre.OutputsKnown_A 0049174423849086327500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.u_prim_mubi8_sender_write_lock_pre.OutputsKnown_A 0049174423849086327500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.u_state_regs.AssertConnected_A 001149114900
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.u_state_regs_A 0049174423849086327500
tb.dut.gen_partitions[2].gen_unbuffered.FpvSecCmCtrlPartUnbufFsmCheck_A 004917442385000
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.AccessKnown_A 0049174423849086327500
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.DigestKnown_A 0049174423849086327500
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.DigestOffsetMustBeRepresentable_A 001149114900
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.EccErrorState_A 004917442381694800
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.ErrorKnown_A 0049174423849086327500
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.FsmStateKnown_A 0049174423849086327500
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.InitDoneKnown_A 0049174423849086327500
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.InitReadLocksPartition_A 0049174423810686601200
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.InitWriteLocksPartition_A 0049174423810686601200
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.OffsetMustBeBlockAligned_A 001149114900
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.OtpAddrKnown_A 0049174423849086327500
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.OtpCmdKnown_A 0049174423849086327500
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.OtpErrorState_A 004917442386200
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.OtpReqKnown_A 0049174423849086327500
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.OtpSizeKnown_A 0049174423849086327500
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.OtpWdataKnown_A 0049174423849086327500
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.ReadLockPropagation_A 0049174423821804494300
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.SizeMustBeBlockAligned_A 001149114900
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.TlulGntKnown_A 0049174423849086327500
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.TlulRdataKnown_A 0049174423849086327500
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.TlulReadOnReadLock_A 00491744238848700
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.TlulRerrorKnown_A 0049174423849086327500
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.TlulRvalidKnown_A 0049174423849086327500
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.WriteLockPropagation_A 00491744238173164700
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.gen_digest_write_lock.DigestWriteLocksPartition_A 004917442382162523200
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.gen_digest_write_lock.u_prim_mubi8_sender_write_lock.OutputsKnown_A 0049174423849086327500
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.gen_ecc_reg.u_otp_ctrl_ecc_reg.DataKnown_A 0049174423849086327500
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.gen_ecc_reg.u_otp_ctrl_ecc_reg.DataOutKnown_A 0049174423849086327500
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.gen_ecc_reg.u_otp_ctrl_ecc_reg.EccErrKnown_A 0049174423849086327500
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.gen_ecc_reg.u_otp_ctrl_ecc_reg.EccKnown_A 0049174423849086327500
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.gen_ecc_reg.u_otp_ctrl_ecc_reg.RDataOutKnown_A 0049174423849086327500
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.gen_ecc_reg.u_otp_ctrl_ecc_reg.WidthMustBe64bit_A 001149114900
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.u_prim_mubi8_sender_read_lock_pre.OutputsKnown_A 0049174423849086327500
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.u_prim_mubi8_sender_write_lock_pre.OutputsKnown_A 0049174423849086327500
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.u_state_regs.AssertConnected_A 001149114900
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.u_state_regs_A 0049174423849086327500
tb.dut.gen_partitions[3].gen_unbuffered.FpvSecCmCtrlPartUnbufFsmCheck_A 004917442385000
tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.AccessKnown_A 0049174423849086327500
tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.DigestKnown_A 0049174423849086327500
tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.DigestOffsetMustBeRepresentable_A 001149114900
tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.EccErrorState_A 004917442381653200
tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.ErrorKnown_A 0049174423849086327500
tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.FsmStateKnown_A 0049174423849086327500
tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.InitDoneKnown_A 0049174423849086327500
tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.InitReadLocksPartition_A 0049174423810705075000
tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.InitWriteLocksPartition_A 0049174423810705075000
tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.OffsetMustBeBlockAligned_A 001149114900
tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.OtpAddrKnown_A 0049174423849086327500
tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.OtpCmdKnown_A 0049174423849086327500
tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.OtpErrorState_A 004917442383700
tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.OtpReqKnown_A 0049174423849086327500
tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.OtpSizeKnown_A 0049174423849086327500
tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.OtpWdataKnown_A 0049174423849086327500
tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.ReadLockPropagation_A 0049174423822357078000
tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.SizeMustBeBlockAligned_A 001149114900
tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.TlulGntKnown_A 0049174423849086327500
tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.TlulRdataKnown_A 0049174423849086327500
tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.TlulReadOnReadLock_A 00491744238829000
tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.TlulRerrorKnown_A 0049174423849086327500
tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.TlulRvalidKnown_A 0049174423849086327500
tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.WriteLockPropagation_A 00491744238301293800
tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.gen_digest_write_lock.DigestWriteLocksPartition_A 004917442383505240100
tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.gen_digest_write_lock.u_prim_mubi8_sender_write_lock.OutputsKnown_A 0049174423849086327500
tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.gen_ecc_reg.u_otp_ctrl_ecc_reg.DataKnown_A 0049174423849086327500
tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.gen_ecc_reg.u_otp_ctrl_ecc_reg.DataOutKnown_A 0049174423849086327500
tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.gen_ecc_reg.u_otp_ctrl_ecc_reg.EccErrKnown_A 0049174423849086327500
tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.gen_ecc_reg.u_otp_ctrl_ecc_reg.EccKnown_A 0049174423849086327500
tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.gen_ecc_reg.u_otp_ctrl_ecc_reg.RDataOutKnown_A 0049174423849086327500
tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.gen_ecc_reg.u_otp_ctrl_ecc_reg.WidthMustBe64bit_A 001149114900
tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.u_prim_mubi8_sender_read_lock_pre.OutputsKnown_A 0049174423849086327500
tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.u_prim_mubi8_sender_write_lock_pre.OutputsKnown_A 0049174423849086327500
tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.u_state_regs.AssertConnected_A 001149114900
tb.dut.gen_partitions[3].gen_unbuffered.u_part_unbuf.u_state_regs_A 0049174423849086327500
tb.dut.gen_partitions[4].gen_unbuffered.FpvSecCmCtrlPartUnbufFsmCheck_A 004917442385000
tb.dut.gen_partitions[4].gen_unbuffered.u_part_unbuf.AccessKnown_A 0049174423849086327500
tb.dut.gen_partitions[4].gen_unbuffered.u_part_unbuf.DigestKnown_A 0049174423849086327500
tb.dut.gen_partitions[4].gen_unbuffered.u_part_unbuf.DigestOffsetMustBeRepresentable_A 001149114900
tb.dut.gen_partitions[4].gen_unbuffered.u_part_unbuf.EccErrorState_A 004917442381459500
tb.dut.gen_partitions[4].gen_unbuffered.u_part_unbuf.ErrorKnown_A 0049174423849086327500
tb.dut.gen_partitions[4].gen_unbuffered.u_part_unbuf.FsmStateKnown_A 0049174423849086327500
tb.dut.gen_partitions[4].gen_unbuffered.u_part_unbuf.InitDoneKnown_A 0049174423849086327500
tb.dut.gen_partitions[4].gen_unbuffered.u_part_unbuf.InitReadLocksPartition_A 0049174423810723475400
tb.dut.gen_partitions[4].gen_unbuffered.u_part_unbuf.InitWriteLocksPartition_A 0049174423810723475400
tb.dut.gen_partitions[4].gen_unbuffered.u_part_unbuf.OffsetMustBeBlockAligned_A 001149114900
tb.dut.gen_partitions[4].gen_unbuffered.u_part_unbuf.OtpAddrKnown_A 0049174423849086327500
tb.dut.gen_partitions[4].gen_unbuffered.u_part_unbuf.OtpCmdKnown_A 0049174423849086327500
tb.dut.gen_partitions[4].gen_unbuffered.u_part_unbuf.OtpErrorState_A 004917442383400
tb.dut.gen_partitions[4].gen_unbuffered.u_part_unbuf.OtpReqKnown_A 0049174423849086327500
tb.dut.gen_partitions[4].gen_unbuffered.u_part_unbuf.OtpSizeKnown_A 0049174423849086327500
tb.dut.gen_partitions[4].gen_unbuffered.u_part_unbuf.OtpWdataKnown_A 0049174423849086327500
tb.dut.gen_partitions[4].gen_unbuffered.u_part_unbuf.ReadLockPropagation_A 0049174423822277222700
tb.dut.gen_partitions[4].gen_unbuffered.u_part_unbuf.SizeMustBeBlockAligned_A 001149114900
tb.dut.gen_partitions[4].gen_unbuffered.u_part_unbuf.TlulGntKnown_A 0049174423849086327500
tb.dut.gen_partitions[4].gen_unbuffered.u_part_unbuf.TlulRdataKnown_A 0049174423849086327500
tb.dut.gen_partitions[4].gen_unbuffered.u_part_unbuf.TlulReadOnReadLock_A 00491744238799900
tb.dut.gen_partitions[4].gen_unbuffered.u_part_unbuf.TlulRerrorKnown_A 0049174423849086327500
tb.dut.gen_partitions[4].gen_unbuffered.u_part_unbuf.TlulRvalidKnown_A 0049174423849086327500
tb.dut.gen_partitions[4].gen_unbuffered.u_part_unbuf.WriteLockPropagation_A 00491744238165356200
tb.dut.gen_partitions[4].gen_unbuffered.u_part_unbuf.gen_digest_write_lock.DigestWriteLocksPartition_A 004917442381724654200
tb.dut.gen_partitions[4].gen_unbuffered.u_part_unbuf.gen_digest_write_lock.u_prim_mubi8_sender_write_lock.OutputsKnown_A 0049174423849086327500
tb.dut.gen_partitions[4].gen_unbuffered.u_part_unbuf.gen_ecc_reg.u_otp_ctrl_ecc_reg.DataKnown_A 0049174423849086327500
tb.dut.gen_partitions[4].gen_unbuffered.u_part_unbuf.gen_ecc_reg.u_otp_ctrl_ecc_reg.DataOutKnown_A 0049174423849086327500
tb.dut.gen_partitions[4].gen_unbuffered.u_part_unbuf.gen_ecc_reg.u_otp_ctrl_ecc_reg.EccErrKnown_A 0049174423849086327500
Go next page
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%