Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
94.73 93.79 96.18 95.63 90.93 97.05 96.34 93.21


Total test records in report: 1328
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html | tests19.html | tests20.html | tests21.html | tests22.html | tests23.html | tests24.html | tests25.html | tests26.html | tests27.html

T1075 /workspace/coverage/default/37.otp_ctrl_alert_test.1125857866 Jul 25 05:56:20 PM PDT 24 Jul 25 05:56:22 PM PDT 24 164874029 ps
T1076 /workspace/coverage/default/50.otp_ctrl_parallel_lc_esc.3761773661 Jul 25 05:56:51 PM PDT 24 Jul 25 05:57:01 PM PDT 24 351736762 ps
T1077 /workspace/coverage/default/1.otp_ctrl_dai_lock.1098261752 Jul 25 05:54:04 PM PDT 24 Jul 25 05:54:16 PM PDT 24 957454347 ps
T1078 /workspace/coverage/default/27.otp_ctrl_macro_errs.1353450074 Jul 25 05:55:41 PM PDT 24 Jul 25 05:55:49 PM PDT 24 1084871757 ps
T1079 /workspace/coverage/default/36.otp_ctrl_alert_test.2558687444 Jul 25 05:56:15 PM PDT 24 Jul 25 05:56:18 PM PDT 24 574058866 ps
T1080 /workspace/coverage/default/42.otp_ctrl_macro_errs.4060800758 Jul 25 05:56:29 PM PDT 24 Jul 25 05:57:24 PM PDT 24 20760738012 ps
T310 /workspace/coverage/default/86.otp_ctrl_stress_all_with_rand_reset.3543712187 Jul 25 05:57:16 PM PDT 24 Jul 25 06:16:21 PM PDT 24 113767709404 ps
T1081 /workspace/coverage/default/53.otp_ctrl_init_fail.439791634 Jul 25 05:56:52 PM PDT 24 Jul 25 05:56:57 PM PDT 24 322037373 ps
T1082 /workspace/coverage/default/17.otp_ctrl_stress_all_with_rand_reset.3580968684 Jul 25 05:55:07 PM PDT 24 Jul 25 06:18:53 PM PDT 24 96889174211 ps
T1083 /workspace/coverage/default/58.otp_ctrl_init_fail.1723246652 Jul 25 05:57:06 PM PDT 24 Jul 25 05:57:12 PM PDT 24 1683653975 ps
T1084 /workspace/coverage/default/43.otp_ctrl_parallel_key_req.3860420419 Jul 25 05:56:32 PM PDT 24 Jul 25 05:57:08 PM PDT 24 1675412895 ps
T1085 /workspace/coverage/default/263.otp_ctrl_init_fail.2846420448 Jul 25 05:58:32 PM PDT 24 Jul 25 05:58:37 PM PDT 24 2565761361 ps
T1086 /workspace/coverage/default/18.otp_ctrl_init_fail.3350418031 Jul 25 05:55:08 PM PDT 24 Jul 25 05:55:12 PM PDT 24 600346185 ps
T43 /workspace/coverage/default/157.otp_ctrl_init_fail.4011106931 Jul 25 05:57:56 PM PDT 24 Jul 25 05:58:01 PM PDT 24 753348480 ps
T1087 /workspace/coverage/default/10.otp_ctrl_parallel_lc_esc.1850143244 Jul 25 05:54:43 PM PDT 24 Jul 25 05:55:26 PM PDT 24 15905138222 ps
T1088 /workspace/coverage/default/9.otp_ctrl_smoke.2314069402 Jul 25 05:54:40 PM PDT 24 Jul 25 05:54:53 PM PDT 24 4389623605 ps
T1089 /workspace/coverage/default/13.otp_ctrl_parallel_lc_esc.2778185014 Jul 25 05:54:48 PM PDT 24 Jul 25 05:54:58 PM PDT 24 385701940 ps
T1090 /workspace/coverage/default/14.otp_ctrl_parallel_lc_req.1964764434 Jul 25 05:54:50 PM PDT 24 Jul 25 05:55:19 PM PDT 24 1506648554 ps
T1091 /workspace/coverage/default/257.otp_ctrl_init_fail.2005128944 Jul 25 05:58:34 PM PDT 24 Jul 25 05:58:39 PM PDT 24 280903723 ps
T1092 /workspace/coverage/default/3.otp_ctrl_regwen.778446075 Jul 25 05:54:17 PM PDT 24 Jul 25 05:54:22 PM PDT 24 158592268 ps
T1093 /workspace/coverage/default/121.otp_ctrl_init_fail.1517656546 Jul 25 05:57:45 PM PDT 24 Jul 25 05:57:49 PM PDT 24 1682040975 ps
T1094 /workspace/coverage/default/27.otp_ctrl_smoke.1292653869 Jul 25 05:55:40 PM PDT 24 Jul 25 05:55:51 PM PDT 24 1620061683 ps
T1095 /workspace/coverage/default/19.otp_ctrl_parallel_key_req.3772034742 Jul 25 05:55:12 PM PDT 24 Jul 25 05:55:22 PM PDT 24 1564171108 ps
T1096 /workspace/coverage/default/23.otp_ctrl_stress_all_with_rand_reset.2974085370 Jul 25 05:55:35 PM PDT 24 Jul 25 06:35:08 PM PDT 24 1172001611383 ps
T1097 /workspace/coverage/default/65.otp_ctrl_parallel_lc_esc.1943657594 Jul 25 05:57:03 PM PDT 24 Jul 25 05:57:13 PM PDT 24 675191141 ps
T1098 /workspace/coverage/default/31.otp_ctrl_init_fail.1421493132 Jul 25 05:55:57 PM PDT 24 Jul 25 05:56:03 PM PDT 24 2352716502 ps
T1099 /workspace/coverage/default/44.otp_ctrl_parallel_key_req.2664835122 Jul 25 05:56:36 PM PDT 24 Jul 25 05:56:48 PM PDT 24 1154651222 ps
T1100 /workspace/coverage/default/8.otp_ctrl_regwen.727420440 Jul 25 05:54:42 PM PDT 24 Jul 25 05:54:47 PM PDT 24 147694890 ps
T1101 /workspace/coverage/default/143.otp_ctrl_init_fail.803870218 Jul 25 05:57:46 PM PDT 24 Jul 25 05:57:52 PM PDT 24 1943170741 ps
T31 /workspace/coverage/default/23.otp_ctrl_check_fail.1802688260 Jul 25 05:55:24 PM PDT 24 Jul 25 05:55:41 PM PDT 24 2616361657 ps
T1102 /workspace/coverage/default/188.otp_ctrl_init_fail.1150318710 Jul 25 05:58:06 PM PDT 24 Jul 25 05:58:10 PM PDT 24 228306620 ps
T1103 /workspace/coverage/default/15.otp_ctrl_parallel_lc_req.3621095320 Jul 25 05:55:01 PM PDT 24 Jul 25 05:55:24 PM PDT 24 757361201 ps
T1104 /workspace/coverage/default/22.otp_ctrl_dai_errs.661449976 Jul 25 05:55:25 PM PDT 24 Jul 25 05:55:37 PM PDT 24 240187436 ps
T1105 /workspace/coverage/default/26.otp_ctrl_check_fail.3846217853 Jul 25 05:55:29 PM PDT 24 Jul 25 05:56:05 PM PDT 24 1709853135 ps
T1106 /workspace/coverage/default/13.otp_ctrl_parallel_lc_req.2360954098 Jul 25 05:54:55 PM PDT 24 Jul 25 05:55:18 PM PDT 24 9365793514 ps
T1107 /workspace/coverage/default/3.otp_ctrl_smoke.3393442031 Jul 25 05:54:18 PM PDT 24 Jul 25 05:54:28 PM PDT 24 435635825 ps
T91 /workspace/coverage/default/42.otp_ctrl_init_fail.1424394378 Jul 25 05:56:27 PM PDT 24 Jul 25 05:56:31 PM PDT 24 578603761 ps
T148 /workspace/coverage/default/93.otp_ctrl_stress_all_with_rand_reset.1756474061 Jul 25 05:57:25 PM PDT 24 Jul 25 06:09:00 PM PDT 24 189854984640 ps
T1108 /workspace/coverage/default/32.otp_ctrl_stress_all_with_rand_reset.1912705723 Jul 25 05:55:58 PM PDT 24 Jul 25 06:24:00 PM PDT 24 68879017512 ps
T1109 /workspace/coverage/default/151.otp_ctrl_parallel_lc_esc.1732225859 Jul 25 05:57:46 PM PDT 24 Jul 25 05:57:50 PM PDT 24 347073356 ps
T1110 /workspace/coverage/default/1.otp_ctrl_background_chks.3177540384 Jul 25 05:54:07 PM PDT 24 Jul 25 05:54:22 PM PDT 24 4788386952 ps
T311 /workspace/coverage/default/80.otp_ctrl_stress_all_with_rand_reset.158701231 Jul 25 05:57:16 PM PDT 24 Jul 25 06:25:58 PM PDT 24 358719024997 ps
T1111 /workspace/coverage/default/113.otp_ctrl_init_fail.1204182833 Jul 25 05:57:44 PM PDT 24 Jul 25 05:57:47 PM PDT 24 177309575 ps
T1112 /workspace/coverage/default/71.otp_ctrl_init_fail.2588192198 Jul 25 05:57:12 PM PDT 24 Jul 25 05:57:15 PM PDT 24 202567104 ps
T1113 /workspace/coverage/default/28.otp_ctrl_stress_all_with_rand_reset.2677914236 Jul 25 05:55:48 PM PDT 24 Jul 25 06:05:17 PM PDT 24 26321316122 ps
T1114 /workspace/coverage/default/62.otp_ctrl_parallel_lc_esc.4180567619 Jul 25 05:57:00 PM PDT 24 Jul 25 05:57:10 PM PDT 24 355654461 ps
T58 /workspace/coverage/default/245.otp_ctrl_init_fail.3231612160 Jul 25 05:58:36 PM PDT 24 Jul 25 05:58:44 PM PDT 24 3038863692 ps
T1115 /workspace/coverage/default/96.otp_ctrl_parallel_lc_esc.3112986896 Jul 25 05:57:28 PM PDT 24 Jul 25 05:57:39 PM PDT 24 655676022 ps
T1116 /workspace/coverage/default/155.otp_ctrl_init_fail.2874166012 Jul 25 05:57:52 PM PDT 24 Jul 25 05:57:56 PM PDT 24 334719879 ps
T1117 /workspace/coverage/default/85.otp_ctrl_parallel_lc_esc.577809844 Jul 25 05:57:19 PM PDT 24 Jul 25 05:57:32 PM PDT 24 445330018 ps
T1118 /workspace/coverage/default/230.otp_ctrl_init_fail.4001017951 Jul 25 05:58:20 PM PDT 24 Jul 25 05:58:25 PM PDT 24 265424681 ps
T1119 /workspace/coverage/default/29.otp_ctrl_smoke.1800759812 Jul 25 05:55:50 PM PDT 24 Jul 25 05:56:02 PM PDT 24 5383418536 ps
T159 /workspace/coverage/default/255.otp_ctrl_init_fail.3975275259 Jul 25 05:58:33 PM PDT 24 Jul 25 05:58:38 PM PDT 24 174899513 ps
T174 /workspace/coverage/default/164.otp_ctrl_parallel_lc_esc.1578319996 Jul 25 05:57:55 PM PDT 24 Jul 25 05:58:11 PM PDT 24 5036294928 ps
T175 /workspace/coverage/default/33.otp_ctrl_smoke.82605295 Jul 25 05:55:57 PM PDT 24 Jul 25 05:56:08 PM PDT 24 5177515162 ps
T176 /workspace/coverage/default/36.otp_ctrl_init_fail.3307490058 Jul 25 05:56:08 PM PDT 24 Jul 25 05:56:11 PM PDT 24 164151557 ps
T177 /workspace/coverage/default/24.otp_ctrl_dai_lock.701999980 Jul 25 05:56:05 PM PDT 24 Jul 25 05:56:30 PM PDT 24 2674172053 ps
T178 /workspace/coverage/default/266.otp_ctrl_init_fail.1981060787 Jul 25 05:58:33 PM PDT 24 Jul 25 05:58:38 PM PDT 24 121593475 ps
T179 /workspace/coverage/default/33.otp_ctrl_parallel_key_req.431732297 Jul 25 05:56:08 PM PDT 24 Jul 25 05:56:21 PM PDT 24 1725635432 ps
T180 /workspace/coverage/default/48.otp_ctrl_check_fail.1481026998 Jul 25 05:56:50 PM PDT 24 Jul 25 05:57:11 PM PDT 24 1818899359 ps
T181 /workspace/coverage/default/24.otp_ctrl_parallel_key_req.1504175312 Jul 25 05:55:34 PM PDT 24 Jul 25 05:55:45 PM PDT 24 659137699 ps
T182 /workspace/coverage/default/69.otp_ctrl_init_fail.3877650717 Jul 25 05:57:11 PM PDT 24 Jul 25 05:57:15 PM PDT 24 92735825 ps
T1120 /workspace/coverage/default/19.otp_ctrl_parallel_lc_req.576792568 Jul 25 05:55:16 PM PDT 24 Jul 25 05:55:29 PM PDT 24 669941007 ps
T127 /workspace/coverage/default/42.otp_ctrl_check_fail.2381950953 Jul 25 05:56:30 PM PDT 24 Jul 25 05:57:02 PM PDT 24 1694443719 ps
T1121 /workspace/coverage/default/38.otp_ctrl_parallel_lc_req.1916283245 Jul 25 05:56:21 PM PDT 24 Jul 25 05:56:41 PM PDT 24 9257141248 ps
T1122 /workspace/coverage/default/13.otp_ctrl_parallel_key_req.1257033958 Jul 25 05:54:58 PM PDT 24 Jul 25 05:56:01 PM PDT 24 21344365093 ps
T1123 /workspace/coverage/default/272.otp_ctrl_init_fail.2738203430 Jul 25 05:58:35 PM PDT 24 Jul 25 05:58:40 PM PDT 24 2008114515 ps
T1124 /workspace/coverage/default/45.otp_ctrl_alert_test.3412262805 Jul 25 05:56:41 PM PDT 24 Jul 25 05:56:43 PM PDT 24 53245780 ps
T122 /workspace/coverage/default/57.otp_ctrl_parallel_lc_esc.905809633 Jul 25 05:57:02 PM PDT 24 Jul 25 05:57:15 PM PDT 24 3861030674 ps
T67 /workspace/coverage/default/67.otp_ctrl_init_fail.3566972905 Jul 25 05:57:01 PM PDT 24 Jul 25 05:57:06 PM PDT 24 126181066 ps
T1125 /workspace/coverage/default/38.otp_ctrl_parallel_lc_esc.3250718801 Jul 25 05:56:21 PM PDT 24 Jul 25 05:56:32 PM PDT 24 576367119 ps
T160 /workspace/coverage/default/141.otp_ctrl_init_fail.3972327510 Jul 25 05:57:50 PM PDT 24 Jul 25 05:57:54 PM PDT 24 245750648 ps
T1126 /workspace/coverage/default/37.otp_ctrl_smoke.2320361657 Jul 25 05:56:18 PM PDT 24 Jul 25 05:56:24 PM PDT 24 222505857 ps
T48 /workspace/coverage/default/21.otp_ctrl_check_fail.3586489881 Jul 25 05:55:25 PM PDT 24 Jul 25 05:55:48 PM PDT 24 685666662 ps
T1127 /workspace/coverage/default/70.otp_ctrl_parallel_lc_esc.4254823740 Jul 25 05:57:11 PM PDT 24 Jul 25 05:57:19 PM PDT 24 1187036704 ps
T1128 /workspace/coverage/default/58.otp_ctrl_parallel_lc_esc.1195562003 Jul 25 05:56:59 PM PDT 24 Jul 25 05:57:04 PM PDT 24 201428311 ps
T1129 /workspace/coverage/default/117.otp_ctrl_parallel_lc_esc.3810146745 Jul 25 05:57:43 PM PDT 24 Jul 25 05:57:56 PM PDT 24 272222364 ps
T1130 /workspace/coverage/default/15.otp_ctrl_stress_all_with_rand_reset.2641195579 Jul 25 05:55:00 PM PDT 24 Jul 25 06:02:59 PM PDT 24 16273891591 ps
T1131 /workspace/coverage/default/20.otp_ctrl_smoke.2675997413 Jul 25 05:55:14 PM PDT 24 Jul 25 05:55:21 PM PDT 24 872362017 ps
T1132 /workspace/coverage/default/7.otp_ctrl_check_fail.1295275329 Jul 25 05:54:32 PM PDT 24 Jul 25 05:54:42 PM PDT 24 2162847048 ps
T425 /workspace/coverage/default/29.otp_ctrl_regwen.2075260848 Jul 25 05:55:48 PM PDT 24 Jul 25 05:55:55 PM PDT 24 232362846 ps
T1133 /workspace/coverage/default/30.otp_ctrl_parallel_lc_esc.3548699961 Jul 25 05:55:47 PM PDT 24 Jul 25 05:55:51 PM PDT 24 142068225 ps
T1134 /workspace/coverage/default/32.otp_ctrl_parallel_lc_esc.2067931651 Jul 25 05:55:56 PM PDT 24 Jul 25 05:56:10 PM PDT 24 6113045130 ps
T1135 /workspace/coverage/default/4.otp_ctrl_regwen.3499852293 Jul 25 05:54:19 PM PDT 24 Jul 25 05:54:25 PM PDT 24 169225696 ps
T1136 /workspace/coverage/default/21.otp_ctrl_stress_all_with_rand_reset.1171293024 Jul 25 05:55:26 PM PDT 24 Jul 25 06:43:21 PM PDT 24 244063792768 ps
T1137 /workspace/coverage/default/24.otp_ctrl_check_fail.784814608 Jul 25 05:55:32 PM PDT 24 Jul 25 05:55:45 PM PDT 24 559594369 ps
T1138 /workspace/coverage/default/1.otp_ctrl_smoke.3050948125 Jul 25 05:54:05 PM PDT 24 Jul 25 05:54:12 PM PDT 24 387669997 ps
T1139 /workspace/coverage/default/209.otp_ctrl_init_fail.3724594510 Jul 25 05:58:24 PM PDT 24 Jul 25 05:58:29 PM PDT 24 151883326 ps
T1140 /workspace/coverage/default/56.otp_ctrl_stress_all_with_rand_reset.4178242605 Jul 25 05:56:59 PM PDT 24 Jul 25 06:10:13 PM PDT 24 32245787908 ps
T1141 /workspace/coverage/default/51.otp_ctrl_parallel_lc_esc.3522439064 Jul 25 05:57:24 PM PDT 24 Jul 25 05:57:35 PM PDT 24 362699388 ps
T1142 /workspace/coverage/default/4.otp_ctrl_macro_errs.3253814904 Jul 25 05:54:17 PM PDT 24 Jul 25 05:54:33 PM PDT 24 1291586946 ps
T1143 /workspace/coverage/default/153.otp_ctrl_init_fail.307191960 Jul 25 05:57:52 PM PDT 24 Jul 25 05:57:56 PM PDT 24 131148352 ps
T1144 /workspace/coverage/default/133.otp_ctrl_parallel_lc_esc.3042068051 Jul 25 05:57:50 PM PDT 24 Jul 25 05:58:01 PM PDT 24 740290363 ps
T1145 /workspace/coverage/default/7.otp_ctrl_macro_errs.1860114437 Jul 25 05:54:31 PM PDT 24 Jul 25 05:55:07 PM PDT 24 2492016444 ps
T1146 /workspace/coverage/default/38.otp_ctrl_smoke.1269433714 Jul 25 05:56:15 PM PDT 24 Jul 25 05:56:21 PM PDT 24 162589827 ps
T1147 /workspace/coverage/default/19.otp_ctrl_stress_all.3739921990 Jul 25 05:55:12 PM PDT 24 Jul 25 05:57:27 PM PDT 24 7363863179 ps
T245 /workspace/coverage/default/81.otp_ctrl_stress_all_with_rand_reset.2630209920 Jul 25 05:57:20 PM PDT 24 Jul 25 06:04:25 PM PDT 24 17099954047 ps
T1148 /workspace/coverage/default/81.otp_ctrl_parallel_lc_esc.3369124300 Jul 25 05:57:18 PM PDT 24 Jul 25 05:57:27 PM PDT 24 1073136792 ps
T1149 /workspace/coverage/default/43.otp_ctrl_macro_errs.1644478161 Jul 25 05:56:37 PM PDT 24 Jul 25 05:56:50 PM PDT 24 9088465703 ps
T1150 /workspace/coverage/default/8.otp_ctrl_stress_all.187795093 Jul 25 05:54:40 PM PDT 24 Jul 25 05:56:38 PM PDT 24 5748279950 ps
T1151 /workspace/coverage/default/35.otp_ctrl_parallel_lc_esc.2189267690 Jul 25 05:56:11 PM PDT 24 Jul 25 05:56:18 PM PDT 24 260226391 ps
T1152 /workspace/coverage/default/84.otp_ctrl_init_fail.3556806795 Jul 25 05:57:18 PM PDT 24 Jul 25 05:57:24 PM PDT 24 1480294846 ps
T1153 /workspace/coverage/default/66.otp_ctrl_init_fail.665199464 Jul 25 05:57:05 PM PDT 24 Jul 25 05:57:10 PM PDT 24 2080516607 ps
T1154 /workspace/coverage/default/185.otp_ctrl_parallel_lc_esc.1689121634 Jul 25 05:58:03 PM PDT 24 Jul 25 05:58:12 PM PDT 24 582145041 ps
T1155 /workspace/coverage/default/24.otp_ctrl_test_access.11151938 Jul 25 05:55:29 PM PDT 24 Jul 25 05:55:45 PM PDT 24 1508888026 ps
T1156 /workspace/coverage/default/40.otp_ctrl_stress_all_with_rand_reset.525114284 Jul 25 05:56:22 PM PDT 24 Jul 25 06:18:00 PM PDT 24 907036445416 ps
T1157 /workspace/coverage/default/10.otp_ctrl_check_fail.222795648 Jul 25 05:54:41 PM PDT 24 Jul 25 05:55:00 PM PDT 24 1353283832 ps
T1158 /workspace/coverage/default/44.otp_ctrl_check_fail.1516626764 Jul 25 05:56:33 PM PDT 24 Jul 25 05:56:51 PM PDT 24 862033019 ps
T1159 /workspace/coverage/default/46.otp_ctrl_alert_test.1928646204 Jul 25 05:56:43 PM PDT 24 Jul 25 05:56:46 PM PDT 24 129967189 ps
T1160 /workspace/coverage/default/59.otp_ctrl_parallel_lc_esc.2618705074 Jul 25 05:57:01 PM PDT 24 Jul 25 05:57:05 PM PDT 24 163271887 ps
T1161 /workspace/coverage/default/132.otp_ctrl_parallel_lc_esc.1446027400 Jul 25 05:57:51 PM PDT 24 Jul 25 05:57:57 PM PDT 24 227981135 ps
T1162 /workspace/coverage/default/8.otp_ctrl_smoke.2193025790 Jul 25 05:54:36 PM PDT 24 Jul 25 05:54:48 PM PDT 24 688109191 ps
T238 /workspace/coverage/default/4.otp_ctrl_sec_cm.4217420138 Jul 25 05:55:23 PM PDT 24 Jul 25 05:58:46 PM PDT 24 24789246602 ps
T1163 /workspace/coverage/default/21.otp_ctrl_smoke.1626591842 Jul 25 05:55:15 PM PDT 24 Jul 25 05:55:20 PM PDT 24 252184654 ps
T1164 /workspace/coverage/default/44.otp_ctrl_macro_errs.3679258616 Jul 25 05:56:33 PM PDT 24 Jul 25 05:56:43 PM PDT 24 459483944 ps
T1165 /workspace/coverage/default/56.otp_ctrl_init_fail.2132153153 Jul 25 05:57:01 PM PDT 24 Jul 25 05:57:06 PM PDT 24 119823325 ps
T1166 /workspace/coverage/default/3.otp_ctrl_check_fail.1567427830 Jul 25 05:54:18 PM PDT 24 Jul 25 05:54:38 PM PDT 24 890516786 ps
T1167 /workspace/coverage/default/2.otp_ctrl_alert_test.2822660152 Jul 25 05:54:18 PM PDT 24 Jul 25 05:54:20 PM PDT 24 142743517 ps
T1168 /workspace/coverage/default/46.otp_ctrl_regwen.2583889328 Jul 25 05:56:47 PM PDT 24 Jul 25 05:56:52 PM PDT 24 114290293 ps
T1169 /workspace/coverage/default/110.otp_ctrl_init_fail.3789379805 Jul 25 05:57:43 PM PDT 24 Jul 25 05:57:47 PM PDT 24 211896310 ps
T1170 /workspace/coverage/default/3.otp_ctrl_parallel_key_req.2998230806 Jul 25 05:54:19 PM PDT 24 Jul 25 05:54:49 PM PDT 24 787568684 ps
T1171 /workspace/coverage/default/30.otp_ctrl_test_access.1334517881 Jul 25 05:55:57 PM PDT 24 Jul 25 05:56:06 PM PDT 24 796585307 ps
T1172 /workspace/coverage/default/22.otp_ctrl_alert_test.4124337211 Jul 25 05:55:24 PM PDT 24 Jul 25 05:55:26 PM PDT 24 601000070 ps
T92 /workspace/coverage/default/170.otp_ctrl_init_fail.3742174890 Jul 25 05:57:56 PM PDT 24 Jul 25 05:58:00 PM PDT 24 174060555 ps
T1173 /workspace/coverage/default/16.otp_ctrl_parallel_key_req.3389057789 Jul 25 05:55:04 PM PDT 24 Jul 25 05:55:25 PM PDT 24 700121436 ps
T1174 /workspace/coverage/default/90.otp_ctrl_init_fail.1097212159 Jul 25 05:57:17 PM PDT 24 Jul 25 05:57:21 PM PDT 24 279574004 ps
T1175 /workspace/coverage/default/12.otp_ctrl_dai_lock.3868882346 Jul 25 05:54:58 PM PDT 24 Jul 25 05:55:10 PM PDT 24 766634249 ps
T1176 /workspace/coverage/default/24.otp_ctrl_macro_errs.2704429853 Jul 25 05:56:05 PM PDT 24 Jul 25 05:56:20 PM PDT 24 724563113 ps
T1177 /workspace/coverage/default/39.otp_ctrl_macro_errs.584216452 Jul 25 05:56:25 PM PDT 24 Jul 25 05:56:44 PM PDT 24 2155531081 ps
T1178 /workspace/coverage/default/17.otp_ctrl_macro_errs.2529206220 Jul 25 05:55:05 PM PDT 24 Jul 25 05:55:59 PM PDT 24 8690772681 ps
T1179 /workspace/coverage/default/159.otp_ctrl_parallel_lc_esc.3769015471 Jul 25 05:57:59 PM PDT 24 Jul 25 05:58:06 PM PDT 24 265688310 ps
T1180 /workspace/coverage/default/176.otp_ctrl_init_fail.3374163491 Jul 25 05:58:03 PM PDT 24 Jul 25 05:58:08 PM PDT 24 525102823 ps
T1181 /workspace/coverage/default/48.otp_ctrl_alert_test.2508886341 Jul 25 05:56:53 PM PDT 24 Jul 25 05:56:56 PM PDT 24 359904764 ps
T1182 /workspace/coverage/default/88.otp_ctrl_parallel_lc_esc.142688925 Jul 25 05:57:18 PM PDT 24 Jul 25 05:57:23 PM PDT 24 227297155 ps
T1183 /workspace/coverage/default/25.otp_ctrl_dai_errs.3313975758 Jul 25 05:55:33 PM PDT 24 Jul 25 05:55:48 PM PDT 24 441307534 ps
T129 /workspace/coverage/default/30.otp_ctrl_check_fail.3901894821 Jul 25 05:55:58 PM PDT 24 Jul 25 05:56:12 PM PDT 24 6364615633 ps
T1184 /workspace/coverage/default/29.otp_ctrl_dai_lock.2892411859 Jul 25 05:55:48 PM PDT 24 Jul 25 05:56:17 PM PDT 24 3842342902 ps
T1185 /workspace/coverage/default/40.otp_ctrl_test_access.3286481257 Jul 25 05:56:26 PM PDT 24 Jul 25 05:57:00 PM PDT 24 921024806 ps
T1186 /workspace/coverage/default/28.otp_ctrl_parallel_key_req.4107613440 Jul 25 05:55:47 PM PDT 24 Jul 25 05:56:11 PM PDT 24 1008266678 ps
T1187 /workspace/coverage/default/115.otp_ctrl_init_fail.4282265432 Jul 25 05:57:44 PM PDT 24 Jul 25 05:57:48 PM PDT 24 110239338 ps
T1188 /workspace/coverage/default/95.otp_ctrl_stress_all_with_rand_reset.2569367251 Jul 25 05:57:26 PM PDT 24 Jul 25 06:05:47 PM PDT 24 36075499189 ps
T1189 /workspace/coverage/default/31.otp_ctrl_stress_all.2030787301 Jul 25 05:56:00 PM PDT 24 Jul 25 05:56:54 PM PDT 24 5565833721 ps
T1190 /workspace/coverage/default/131.otp_ctrl_init_fail.1679426068 Jul 25 05:57:44 PM PDT 24 Jul 25 05:57:48 PM PDT 24 244722759 ps
T1191 /workspace/coverage/default/8.otp_ctrl_alert_test.3718142431 Jul 25 05:54:48 PM PDT 24 Jul 25 05:54:51 PM PDT 24 1433028987 ps
T1192 /workspace/coverage/default/168.otp_ctrl_init_fail.2617023549 Jul 25 05:57:54 PM PDT 24 Jul 25 05:57:59 PM PDT 24 1431841296 ps
T1193 /workspace/coverage/default/117.otp_ctrl_init_fail.3309060041 Jul 25 05:57:42 PM PDT 24 Jul 25 05:57:48 PM PDT 24 606496283 ps
T1194 /workspace/coverage/default/33.otp_ctrl_dai_errs.3755727025 Jul 25 05:55:55 PM PDT 24 Jul 25 05:56:22 PM PDT 24 1225372340 ps
T1195 /workspace/coverage/default/9.otp_ctrl_dai_lock.4127540907 Jul 25 05:54:45 PM PDT 24 Jul 25 05:55:04 PM PDT 24 2228442454 ps
T1196 /workspace/coverage/default/39.otp_ctrl_check_fail.850322164 Jul 25 05:56:22 PM PDT 24 Jul 25 05:56:58 PM PDT 24 10947827042 ps
T1197 /workspace/coverage/default/121.otp_ctrl_parallel_lc_esc.4007052802 Jul 25 05:57:43 PM PDT 24 Jul 25 05:58:01 PM PDT 24 660415382 ps
T1198 /workspace/coverage/default/142.otp_ctrl_parallel_lc_esc.1648982613 Jul 25 05:57:47 PM PDT 24 Jul 25 05:58:05 PM PDT 24 330069953 ps
T1199 /workspace/coverage/default/34.otp_ctrl_init_fail.2739568713 Jul 25 05:56:09 PM PDT 24 Jul 25 05:56:14 PM PDT 24 267446344 ps
T1200 /workspace/coverage/default/31.otp_ctrl_parallel_key_req.1890583902 Jul 25 05:55:57 PM PDT 24 Jul 25 05:56:15 PM PDT 24 763432322 ps
T269 /workspace/coverage/cover_reg_top/14.otp_ctrl_csr_mem_rw_with_rand_reset.1536291944 Jul 25 05:45:43 PM PDT 24 Jul 25 05:45:46 PM PDT 24 71617308 ps
T270 /workspace/coverage/cover_reg_top/0.otp_ctrl_csr_hw_reset.4228523212 Jul 25 05:45:00 PM PDT 24 Jul 25 05:45:03 PM PDT 24 150821999 ps
T1201 /workspace/coverage/cover_reg_top/14.otp_ctrl_tl_errors.1402732864 Jul 25 05:45:41 PM PDT 24 Jul 25 05:45:45 PM PDT 24 217780528 ps
T267 /workspace/coverage/cover_reg_top/0.otp_ctrl_csr_bit_bash.3697840692 Jul 25 05:45:02 PM PDT 24 Jul 25 05:45:12 PM PDT 24 403384749 ps
T271 /workspace/coverage/cover_reg_top/6.otp_ctrl_csr_rw.2522707098 Jul 25 05:45:13 PM PDT 24 Jul 25 05:45:15 PM PDT 24 78166306 ps
T1202 /workspace/coverage/cover_reg_top/44.otp_ctrl_intr_test.1755820686 Jul 25 05:45:57 PM PDT 24 Jul 25 05:45:58 PM PDT 24 35653958 ps
T264 /workspace/coverage/cover_reg_top/14.otp_ctrl_tl_intg_err.156987081 Jul 25 05:45:41 PM PDT 24 Jul 25 05:46:01 PM PDT 24 5222516547 ps
T1203 /workspace/coverage/cover_reg_top/23.otp_ctrl_intr_test.2922721434 Jul 25 05:45:50 PM PDT 24 Jul 25 05:45:52 PM PDT 24 41919466 ps
T265 /workspace/coverage/cover_reg_top/7.otp_ctrl_tl_intg_err.2826630500 Jul 25 05:45:31 PM PDT 24 Jul 25 05:45:42 PM PDT 24 2704700484 ps
T1204 /workspace/coverage/cover_reg_top/16.otp_ctrl_intr_test.450201584 Jul 25 05:45:42 PM PDT 24 Jul 25 05:45:44 PM PDT 24 144284509 ps
T344 /workspace/coverage/cover_reg_top/0.otp_ctrl_csr_aliasing.3106823005 Jul 25 05:45:03 PM PDT 24 Jul 25 05:45:07 PM PDT 24 102863851 ps
T1205 /workspace/coverage/cover_reg_top/48.otp_ctrl_intr_test.3630767308 Jul 25 05:45:58 PM PDT 24 Jul 25 05:46:00 PM PDT 24 41278940 ps
T1206 /workspace/coverage/cover_reg_top/1.otp_ctrl_tl_errors.1377647189 Jul 25 05:45:02 PM PDT 24 Jul 25 05:45:05 PM PDT 24 181827296 ps
T266 /workspace/coverage/cover_reg_top/9.otp_ctrl_tl_intg_err.1449396954 Jul 25 05:45:30 PM PDT 24 Jul 25 05:45:42 PM PDT 24 10313854261 ps
T1207 /workspace/coverage/cover_reg_top/34.otp_ctrl_intr_test.1742806488 Jul 25 05:45:50 PM PDT 24 Jul 25 05:45:52 PM PDT 24 79589118 ps
T312 /workspace/coverage/cover_reg_top/19.otp_ctrl_csr_rw.4008040711 Jul 25 05:45:48 PM PDT 24 Jul 25 05:45:50 PM PDT 24 53136252 ps
T1208 /workspace/coverage/cover_reg_top/4.otp_ctrl_csr_mem_rw_with_rand_reset.3131947096 Jul 25 05:45:12 PM PDT 24 Jul 25 05:45:16 PM PDT 24 389518691 ps
T334 /workspace/coverage/cover_reg_top/5.otp_ctrl_same_csr_outstanding.2967500166 Jul 25 05:45:14 PM PDT 24 Jul 25 05:45:16 PM PDT 24 169265996 ps
T335 /workspace/coverage/cover_reg_top/1.otp_ctrl_same_csr_outstanding.2191226435 Jul 25 05:45:04 PM PDT 24 Jul 25 05:45:08 PM PDT 24 1249070726 ps
T1209 /workspace/coverage/cover_reg_top/9.otp_ctrl_tl_errors.891856361 Jul 25 05:45:31 PM PDT 24 Jul 25 05:45:36 PM PDT 24 78434701 ps
T1210 /workspace/coverage/cover_reg_top/40.otp_ctrl_intr_test.3376782946 Jul 25 05:45:56 PM PDT 24 Jul 25 05:45:58 PM PDT 24 134333133 ps
T1211 /workspace/coverage/cover_reg_top/6.otp_ctrl_csr_mem_rw_with_rand_reset.2290940139 Jul 25 05:45:15 PM PDT 24 Jul 25 05:45:17 PM PDT 24 426344522 ps
T372 /workspace/coverage/cover_reg_top/16.otp_ctrl_tl_intg_err.2798885235 Jul 25 05:45:45 PM PDT 24 Jul 25 05:45:55 PM PDT 24 2370117736 ps
T336 /workspace/coverage/cover_reg_top/19.otp_ctrl_same_csr_outstanding.653671642 Jul 25 05:45:50 PM PDT 24 Jul 25 05:45:54 PM PDT 24 420625268 ps
T1212 /workspace/coverage/cover_reg_top/46.otp_ctrl_intr_test.3926919678 Jul 25 05:45:58 PM PDT 24 Jul 25 05:46:00 PM PDT 24 36463102 ps
T1213 /workspace/coverage/cover_reg_top/12.otp_ctrl_intr_test.3517926404 Jul 25 05:45:39 PM PDT 24 Jul 25 05:45:40 PM PDT 24 129385373 ps
T1214 /workspace/coverage/cover_reg_top/7.otp_ctrl_csr_mem_rw_with_rand_reset.101200939 Jul 25 05:45:28 PM PDT 24 Jul 25 05:45:31 PM PDT 24 96816585 ps
T1215 /workspace/coverage/cover_reg_top/37.otp_ctrl_intr_test.1627925483 Jul 25 05:46:00 PM PDT 24 Jul 25 05:46:01 PM PDT 24 40032341 ps
T313 /workspace/coverage/cover_reg_top/12.otp_ctrl_csr_rw.1861085016 Jul 25 05:45:42 PM PDT 24 Jul 25 05:45:44 PM PDT 24 74895209 ps
T1216 /workspace/coverage/cover_reg_top/11.otp_ctrl_tl_errors.321971599 Jul 25 05:45:29 PM PDT 24 Jul 25 05:45:33 PM PDT 24 100436494 ps
T1217 /workspace/coverage/cover_reg_top/24.otp_ctrl_intr_test.1829473809 Jul 25 05:45:51 PM PDT 24 Jul 25 05:45:52 PM PDT 24 52595730 ps
T1218 /workspace/coverage/cover_reg_top/31.otp_ctrl_intr_test.2118407913 Jul 25 05:45:53 PM PDT 24 Jul 25 05:45:55 PM PDT 24 77340227 ps
T273 /workspace/coverage/cover_reg_top/15.otp_ctrl_tl_intg_err.2654842897 Jul 25 05:45:44 PM PDT 24 Jul 25 05:46:03 PM PDT 24 1557902867 ps
T1219 /workspace/coverage/cover_reg_top/19.otp_ctrl_csr_mem_rw_with_rand_reset.553565843 Jul 25 05:45:50 PM PDT 24 Jul 25 05:45:53 PM PDT 24 75222694 ps
T369 /workspace/coverage/cover_reg_top/4.otp_ctrl_tl_intg_err.3645422138 Jul 25 05:45:10 PM PDT 24 Jul 25 05:45:28 PM PDT 24 1291152081 ps
T370 /workspace/coverage/cover_reg_top/8.otp_ctrl_tl_intg_err.1724114255 Jul 25 05:45:29 PM PDT 24 Jul 25 05:45:48 PM PDT 24 2529602392 ps
T337 /workspace/coverage/cover_reg_top/9.otp_ctrl_csr_rw.285907688 Jul 25 05:45:51 PM PDT 24 Jul 25 05:45:53 PM PDT 24 618434683 ps
T1220 /workspace/coverage/cover_reg_top/16.otp_ctrl_tl_errors.2652014779 Jul 25 05:45:41 PM PDT 24 Jul 25 05:45:48 PM PDT 24 173405821 ps
T338 /workspace/coverage/cover_reg_top/2.otp_ctrl_same_csr_outstanding.2538156673 Jul 25 05:45:14 PM PDT 24 Jul 25 05:45:16 PM PDT 24 148680775 ps
T314 /workspace/coverage/cover_reg_top/16.otp_ctrl_csr_rw.1229047780 Jul 25 05:45:42 PM PDT 24 Jul 25 05:45:45 PM PDT 24 162602075 ps
T1221 /workspace/coverage/cover_reg_top/15.otp_ctrl_intr_test.3957351924 Jul 25 05:45:44 PM PDT 24 Jul 25 05:45:46 PM PDT 24 35905616 ps
T315 /workspace/coverage/cover_reg_top/4.otp_ctrl_csr_hw_reset.2928826504 Jul 25 05:45:12 PM PDT 24 Jul 25 05:45:15 PM PDT 24 368983933 ps
T1222 /workspace/coverage/cover_reg_top/43.otp_ctrl_intr_test.1579143442 Jul 25 05:45:57 PM PDT 24 Jul 25 05:45:59 PM PDT 24 37920361 ps
T1223 /workspace/coverage/cover_reg_top/4.otp_ctrl_tl_errors.1753161059 Jul 25 05:45:15 PM PDT 24 Jul 25 05:45:22 PM PDT 24 388891545 ps
T1224 /workspace/coverage/cover_reg_top/8.otp_ctrl_intr_test.1607627869 Jul 25 05:45:33 PM PDT 24 Jul 25 05:45:35 PM PDT 24 41384450 ps
T1225 /workspace/coverage/cover_reg_top/21.otp_ctrl_intr_test.389478007 Jul 25 05:45:52 PM PDT 24 Jul 25 05:45:53 PM PDT 24 74110399 ps
T1226 /workspace/coverage/cover_reg_top/3.otp_ctrl_mem_partial_access.3287525069 Jul 25 05:45:13 PM PDT 24 Jul 25 05:45:15 PM PDT 24 68255731 ps
T1227 /workspace/coverage/cover_reg_top/22.otp_ctrl_intr_test.2736270459 Jul 25 05:45:51 PM PDT 24 Jul 25 05:45:53 PM PDT 24 74917842 ps
T1228 /workspace/coverage/cover_reg_top/17.otp_ctrl_intr_test.3511223072 Jul 25 05:45:51 PM PDT 24 Jul 25 05:45:53 PM PDT 24 40782695 ps
T1229 /workspace/coverage/cover_reg_top/32.otp_ctrl_intr_test.222091377 Jul 25 05:45:50 PM PDT 24 Jul 25 05:45:52 PM PDT 24 93886273 ps
T339 /workspace/coverage/cover_reg_top/11.otp_ctrl_same_csr_outstanding.45183285 Jul 25 05:45:41 PM PDT 24 Jul 25 05:45:44 PM PDT 24 129905833 ps
T316 /workspace/coverage/cover_reg_top/2.otp_ctrl_csr_hw_reset.4060553446 Jul 25 05:45:13 PM PDT 24 Jul 25 05:45:16 PM PDT 24 372098564 ps
T268 /workspace/coverage/cover_reg_top/3.otp_ctrl_tl_intg_err.446922453 Jul 25 05:45:11 PM PDT 24 Jul 25 05:45:29 PM PDT 24 1276443274 ps
T317 /workspace/coverage/cover_reg_top/3.otp_ctrl_csr_hw_reset.114619974 Jul 25 05:45:11 PM PDT 24 Jul 25 05:45:13 PM PDT 24 342273889 ps
T1230 /workspace/coverage/cover_reg_top/17.otp_ctrl_tl_errors.1446410764 Jul 25 05:45:51 PM PDT 24 Jul 25 05:45:55 PM PDT 24 337290861 ps
T1231 /workspace/coverage/cover_reg_top/5.otp_ctrl_csr_mem_rw_with_rand_reset.3018089233 Jul 25 05:45:13 PM PDT 24 Jul 25 05:45:16 PM PDT 24 76331378 ps
T1232 /workspace/coverage/cover_reg_top/8.otp_ctrl_csr_mem_rw_with_rand_reset.3207613112 Jul 25 05:45:33 PM PDT 24 Jul 25 05:45:36 PM PDT 24 181398819 ps
T340 /workspace/coverage/cover_reg_top/10.otp_ctrl_same_csr_outstanding.3818055330 Jul 25 05:45:30 PM PDT 24 Jul 25 05:45:33 PM PDT 24 129277860 ps
T373 /workspace/coverage/cover_reg_top/13.otp_ctrl_tl_intg_err.2054436323 Jul 25 05:45:41 PM PDT 24 Jul 25 05:45:52 PM PDT 24 3230614489 ps
T1233 /workspace/coverage/cover_reg_top/45.otp_ctrl_intr_test.2818223901 Jul 25 05:46:01 PM PDT 24 Jul 25 05:46:03 PM PDT 24 132076702 ps
T1234 /workspace/coverage/cover_reg_top/13.otp_ctrl_csr_mem_rw_with_rand_reset.2343235074 Jul 25 05:45:40 PM PDT 24 Jul 25 05:45:42 PM PDT 24 64193528 ps
T1235 /workspace/coverage/cover_reg_top/4.otp_ctrl_csr_bit_bash.4220624661 Jul 25 05:45:12 PM PDT 24 Jul 25 05:45:22 PM PDT 24 933599301 ps
T1236 /workspace/coverage/cover_reg_top/1.otp_ctrl_intr_test.3236193465 Jul 25 05:45:02 PM PDT 24 Jul 25 05:45:03 PM PDT 24 54889998 ps
T1237 /workspace/coverage/cover_reg_top/28.otp_ctrl_intr_test.1228534592 Jul 25 05:45:50 PM PDT 24 Jul 25 05:45:52 PM PDT 24 88872487 ps
T1238 /workspace/coverage/cover_reg_top/0.otp_ctrl_csr_mem_rw_with_rand_reset.607606532 Jul 25 05:45:02 PM PDT 24 Jul 25 05:45:05 PM PDT 24 102599541 ps
T1239 /workspace/coverage/cover_reg_top/0.otp_ctrl_intr_test.2526480447 Jul 25 05:45:02 PM PDT 24 Jul 25 05:45:04 PM PDT 24 37629100 ps
T1240 /workspace/coverage/cover_reg_top/0.otp_ctrl_mem_walk.1624509759 Jul 25 05:45:01 PM PDT 24 Jul 25 05:45:03 PM PDT 24 106798335 ps
T1241 /workspace/coverage/cover_reg_top/15.otp_ctrl_csr_mem_rw_with_rand_reset.2898514325 Jul 25 05:45:44 PM PDT 24 Jul 25 05:45:48 PM PDT 24 401986147 ps
T341 /workspace/coverage/cover_reg_top/0.otp_ctrl_same_csr_outstanding.2973995945 Jul 25 05:45:01 PM PDT 24 Jul 25 05:45:03 PM PDT 24 52987957 ps
T1242 /workspace/coverage/cover_reg_top/10.otp_ctrl_tl_errors.884488649 Jul 25 05:45:29 PM PDT 24 Jul 25 05:45:32 PM PDT 24 151771738 ps
T1243 /workspace/coverage/cover_reg_top/12.otp_ctrl_csr_mem_rw_with_rand_reset.667179601 Jul 25 05:45:42 PM PDT 24 Jul 25 05:45:45 PM PDT 24 437043606 ps
T1244 /workspace/coverage/cover_reg_top/30.otp_ctrl_intr_test.4001870753 Jul 25 05:45:51 PM PDT 24 Jul 25 05:45:53 PM PDT 24 52886820 ps
T1245 /workspace/coverage/cover_reg_top/2.otp_ctrl_csr_mem_rw_with_rand_reset.914656517 Jul 25 05:45:14 PM PDT 24 Jul 25 05:45:18 PM PDT 24 147689820 ps
T1246 /workspace/coverage/cover_reg_top/18.otp_ctrl_tl_errors.4042503298 Jul 25 05:45:49 PM PDT 24 Jul 25 05:45:54 PM PDT 24 135740736 ps
T342 /workspace/coverage/cover_reg_top/14.otp_ctrl_same_csr_outstanding.1926021968 Jul 25 05:45:42 PM PDT 24 Jul 25 05:45:46 PM PDT 24 419757872 ps
T1247 /workspace/coverage/cover_reg_top/39.otp_ctrl_intr_test.4121050283 Jul 25 05:46:01 PM PDT 24 Jul 25 05:46:03 PM PDT 24 40392058 ps
T318 /workspace/coverage/cover_reg_top/4.otp_ctrl_csr_aliasing.3643788805 Jul 25 05:45:14 PM PDT 24 Jul 25 05:45:19 PM PDT 24 223797007 ps
T1248 /workspace/coverage/cover_reg_top/0.otp_ctrl_csr_rw.2882458986 Jul 25 05:45:03 PM PDT 24 Jul 25 05:45:05 PM PDT 24 43765447 ps
T321 /workspace/coverage/cover_reg_top/2.otp_ctrl_csr_rw.3585190970 Jul 25 05:45:12 PM PDT 24 Jul 25 05:45:14 PM PDT 24 38689966 ps
T376 /workspace/coverage/cover_reg_top/19.otp_ctrl_tl_intg_err.209763404 Jul 25 05:45:52 PM PDT 24 Jul 25 05:46:11 PM PDT 24 3100384076 ps
T319 /workspace/coverage/cover_reg_top/2.otp_ctrl_csr_bit_bash.1130736290 Jul 25 05:45:13 PM PDT 24 Jul 25 05:45:23 PM PDT 24 486645925 ps
T1249 /workspace/coverage/cover_reg_top/18.otp_ctrl_same_csr_outstanding.843488377 Jul 25 05:45:50 PM PDT 24 Jul 25 05:45:53 PM PDT 24 245574506 ps
T322 /workspace/coverage/cover_reg_top/10.otp_ctrl_csr_rw.569408008 Jul 25 05:45:29 PM PDT 24 Jul 25 05:45:31 PM PDT 24 62149756 ps
T377 /workspace/coverage/cover_reg_top/10.otp_ctrl_tl_intg_err.2400296945 Jul 25 05:45:33 PM PDT 24 Jul 25 05:45:57 PM PDT 24 20305467308 ps
T1250 /workspace/coverage/cover_reg_top/0.otp_ctrl_mem_partial_access.7806172 Jul 25 05:45:01 PM PDT 24 Jul 25 05:45:02 PM PDT 24 79262533 ps
T1251 /workspace/coverage/cover_reg_top/3.otp_ctrl_same_csr_outstanding.1019890386 Jul 25 05:45:11 PM PDT 24 Jul 25 05:45:13 PM PDT 24 275539834 ps
T371 /workspace/coverage/cover_reg_top/2.otp_ctrl_tl_intg_err.1344102067 Jul 25 05:45:01 PM PDT 24 Jul 25 05:45:26 PM PDT 24 5023599435 ps
T1252 /workspace/coverage/cover_reg_top/15.otp_ctrl_tl_errors.1004828517 Jul 25 05:45:44 PM PDT 24 Jul 25 05:45:48 PM PDT 24 205269825 ps
T1253 /workspace/coverage/cover_reg_top/10.otp_ctrl_csr_mem_rw_with_rand_reset.3974107027 Jul 25 05:45:29 PM PDT 24 Jul 25 05:45:32 PM PDT 24 1143507499 ps
T374 /workspace/coverage/cover_reg_top/5.otp_ctrl_tl_intg_err.2587246014 Jul 25 05:45:13 PM PDT 24 Jul 25 05:45:36 PM PDT 24 23530766064 ps
T1254 /workspace/coverage/cover_reg_top/5.otp_ctrl_csr_rw.1377271931 Jul 25 05:45:11 PM PDT 24 Jul 25 05:45:13 PM PDT 24 630139935 ps
T1255 /workspace/coverage/cover_reg_top/7.otp_ctrl_same_csr_outstanding.145670408 Jul 25 05:46:03 PM PDT 24 Jul 25 05:46:06 PM PDT 24 1007143602 ps
T1256 /workspace/coverage/cover_reg_top/20.otp_ctrl_intr_test.1267303836 Jul 25 05:45:51 PM PDT 24 Jul 25 05:45:53 PM PDT 24 536897841 ps
T1257 /workspace/coverage/cover_reg_top/1.otp_ctrl_csr_mem_rw_with_rand_reset.95834807 Jul 25 05:45:00 PM PDT 24 Jul 25 05:45:03 PM PDT 24 140132317 ps
T1258 /workspace/coverage/cover_reg_top/18.otp_ctrl_csr_mem_rw_with_rand_reset.4188276746 Jul 25 05:45:52 PM PDT 24 Jul 25 05:45:54 PM PDT 24 141530308 ps
T379 /workspace/coverage/cover_reg_top/11.otp_ctrl_tl_intg_err.427222108 Jul 25 05:45:31 PM PDT 24 Jul 25 05:45:51 PM PDT 24 4961356109 ps
T1259 /workspace/coverage/cover_reg_top/1.otp_ctrl_mem_walk.810428935 Jul 25 05:45:01 PM PDT 24 Jul 25 05:45:03 PM PDT 24 565089180 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%