Go previous page

ASSERTIONS	CATEGORY	SEVERITY	ATTEMPTS	REAL SUCCESSES	FAILURES	INCOMPLETE
tb.dut.u_otp_ctrl_lfsr_timer.u_state_regs.AssertConnected_A	0	0	1126	1126	0	0
tb.dut.u_otp_ctrl_lfsr_timer.u_state_regs_A	0	0	88289748	87463934	0	0
tb.dut.u_otp_ctrl_scrmbl.CheckNumDecKeys_A	0	0	88289748	232945	0	0
tb.dut.u_otp_ctrl_scrmbl.CheckNumDigest1_A	0	0	88289748	120607	0	0
tb.dut.u_otp_ctrl_scrmbl.CheckNumEncKeys_A	0	0	88289748	247303	0	0
tb.dut.u_otp_ctrl_scrmbl.DecKeyLutKnown_A	0	0	88289748	87463934	0	0
tb.dut.u_otp_ctrl_scrmbl.DigestConstLutKnown_A	0	0	88289748	87463934	0	0
tb.dut.u_otp_ctrl_scrmbl.DigestIvLutKnown_A	0	0	88289748	87463934	0	0
tb.dut.u_otp_ctrl_scrmbl.EncKeyLutKnown_A	0	0	88289748	87463934	0	0
tb.dut.u_otp_ctrl_scrmbl.NumMaxPresentRounds_A	0	0	1126	1126	0	0
tb.dut.u_otp_ctrl_scrmbl.u_prim_present_dec.SupportedNumPhysRounds0_A	0	0	1126	1126	0	0
tb.dut.u_otp_ctrl_scrmbl.u_prim_present_dec.SupportedNumPhysRounds1_A	0	0	1126	1126	0	0
tb.dut.u_otp_ctrl_scrmbl.u_prim_present_dec.SupportedNumRounds_A	0	0	1126	1126	0	0
tb.dut.u_otp_ctrl_scrmbl.u_prim_present_dec.SupportedWidths_A	0	0	1126	1126	0	0
tb.dut.u_otp_ctrl_scrmbl.u_prim_present_enc.SupportedNumPhysRounds0_A	0	0	1126	1126	0	0
tb.dut.u_otp_ctrl_scrmbl.u_prim_present_enc.SupportedNumPhysRounds1_A	0	0	1126	1126	0	0
tb.dut.u_otp_ctrl_scrmbl.u_prim_present_enc.SupportedNumRounds_A	0	0	1126	1126	0	0
tb.dut.u_otp_ctrl_scrmbl.u_prim_present_enc.SupportedWidths_A	0	0	1126	1126	0	0
tb.dut.u_otp_ctrl_scrmbl.u_state_regs.AssertConnected_A	0	0	1126	1126	0	0
tb.dut.u_otp_ctrl_scrmbl.u_state_regs_A	0	0	88289748	87463934	0	0
tb.dut.u_otp_rsp_fifo.DataKnown_A	0	0	88289748	15438385	0	0
tb.dut.u_otp_rsp_fifo.DepthKnown_A	0	0	88289748	87463934	0	0
tb.dut.u_otp_rsp_fifo.RvalidKnown_A	0	0	88289748	87463934	0	0
tb.dut.u_otp_rsp_fifo.WreadyKnown_A	0	0	88289748	87463934	0	0
tb.dut.u_otp_rsp_fifo.gen_normal_fifo.depthShallNotExceedParamDepth	0	0	88289748	15438385	0	0
tb.dut.u_part_sel_idx.CheckHotOne_A	0	0	88289748	87463934	0	0
tb.dut.u_part_sel_idx.CheckNGreaterZero_A	0	0	1126	1126	0	0
tb.dut.u_part_sel_idx.GrantKnown_A	0	0	88289748	87463934	0	0
tb.dut.u_part_sel_idx.IdxKnown_A	0	0	88289748	87463934	0	0
tb.dut.u_part_sel_idx.Priority_A	0	0	88289748	87463934	0	0
tb.dut.u_part_sel_idx.ReqImpliesValid_A	0	0	88289748	87463934	0	0
tb.dut.u_part_sel_idx.ValidKnown_A	0	0	88289748	87463934	0	0
tb.dut.u_prim_edn_req.DataOutputDiffFromPrev_A	0	0	88289748	37272351	0	0
tb.dut.u_prim_edn_req.DataOutputValid_A	0	0	88289748	199252	0	0
tb.dut.u_prim_edn_req.u_prim_sync_reqack_data.gen_assert_data_dst2src.SyncReqAckDataHoldDst2SrcA	0	0	88289748	398951	0	0
tb.dut.u_prim_edn_req.u_prim_sync_reqack_data.gen_assert_data_dst2src.SyncReqAckDataHoldDst2SrcB	0	0	88289748	398900	0	0
tb.dut.u_prim_edn_req.u_prim_sync_reqack_data.u_prim_sync_reqack.SyncReqAckAckNeedsReq	0	0	183134550	399125	0	0
tb.dut.u_prim_edn_req.u_prim_sync_reqack_data.u_prim_sync_reqack.SyncReqAckHoldReq	0	0	88289748	199208	0	0
tb.dut.u_prim_lc_sync_check_byp_en.NumCopiesMustBeGreaterZero_A	0	0	1126	1126	0	0
tb.dut.u_prim_lc_sync_check_byp_en.OutputsKnown_A	0	0	88289748	87463934	0	0
tb.dut.u_prim_lc_sync_check_byp_en.gen_flops.OutputDelay_A	0	0	88289748	87425444	0	3351
tb.dut.u_prim_lc_sync_creator_seed_sw_rw_en.NumCopiesMustBeGreaterZero_A	0	0	1126	1126	0	0
tb.dut.u_prim_lc_sync_creator_seed_sw_rw_en.OutputsKnown_A	0	0	88289748	87463934	0	0
tb.dut.u_prim_lc_sync_creator_seed_sw_rw_en.gen_flops.OutputDelay_A	0	0	88289748	87425444	0	3351
tb.dut.u_prim_lc_sync_dft_en.NumCopiesMustBeGreaterZero_A	0	0	1126	1126	0	0
tb.dut.u_prim_lc_sync_dft_en.OutputsKnown_A	0	0	88289748	87463934	0	0
tb.dut.u_prim_lc_sync_dft_en.gen_flops.OutputDelay_A	0	0	88289748	87425444	0	3351
tb.dut.u_prim_lc_sync_escalate_en.NumCopiesMustBeGreaterZero_A	0	0	1126	1126	0	0
tb.dut.u_prim_lc_sync_escalate_en.OutputsKnown_A	0	0	88289748	87463934	0	0
tb.dut.u_prim_lc_sync_escalate_en.gen_flops.OutputDelay_A	0	0	88289748	87425444	0	3351
tb.dut.u_prim_lc_sync_owner_seed_sw_rw_en.NumCopiesMustBeGreaterZero_A	0	0	1126	1126	0	0
tb.dut.u_prim_lc_sync_owner_seed_sw_rw_en.OutputsKnown_A	0	0	88289748	87463934	0	0
tb.dut.u_prim_lc_sync_owner_seed_sw_rw_en.gen_flops.OutputDelay_A	0	0	88289748	87425444	0	3351
tb.dut.u_prim_lc_sync_seed_hw_rd_en.NumCopiesMustBeGreaterZero_A	0	0	1126	1126	0	0
tb.dut.u_prim_lc_sync_seed_hw_rd_en.OutputsKnown_A	0	0	88289748	87463934	0	0
tb.dut.u_prim_lc_sync_seed_hw_rd_en.gen_flops.OutputDelay_A	0	0	88289748	87425444	0	3351
tb.dut.u_reg_core.en2addrHit	0	0	91185948	6533377	0	0
tb.dut.u_reg_core.reAfterRv	0	0	91185948	6533375	0	0
tb.dut.u_reg_core.rePulse	0	0	91185948	5661951	0	0
tb.dut.u_reg_core.u_chk.PayLoadWidthCheck	0	0	1301	1301	0	0
tb.dut.u_reg_core.u_reg_if.AllowedLatency_A	0	0	1301	1301	0	0
tb.dut.u_reg_core.u_reg_if.MatchedWidthAssert	0	0	1301	1301	0	0
tb.dut.u_reg_core.u_reg_if.u_err.dataWidthOnly32_A	0	0	1301	1301	0	0
tb.dut.u_reg_core.u_reg_if.u_rsp_intg_gen.DataWidthCheck_A	0	0	1301	1301	0	0
tb.dut.u_reg_core.u_reg_if.u_rsp_intg_gen.PayLoadWidthCheck	0	0	1301	1301	0	0
tb.dut.u_reg_core.u_rsp_intg_gen.DataWidthCheck_A	0	0	1301	1301	0	0
tb.dut.u_reg_core.u_rsp_intg_gen.PayLoadWidthCheck	0	0	1301	1301	0	0
tb.dut.u_reg_core.u_socket.NotOverflowed_A	0	0	91185948	90307929	0	0
tb.dut.u_reg_core.u_socket.fifo_h.reqfifo.DataKnown_A	0	0	91185948	9344675	0	0
tb.dut.u_reg_core.u_socket.fifo_h.reqfifo.DepthKnown_A	0	0	91185948	90307929	0	0
tb.dut.u_reg_core.u_socket.fifo_h.reqfifo.RvalidKnown_A	0	0	91185948	90307929	0	0
tb.dut.u_reg_core.u_socket.fifo_h.reqfifo.WreadyKnown_A	0	0	91185948	90307929	0	0
tb.dut.u_reg_core.u_socket.fifo_h.reqfifo.gen_passthru_fifo.paramCheckPass	0	0	1301	1301	0	0
tb.dut.u_reg_core.u_socket.fifo_h.rspfifo.DataKnown_A	0	0	91185948	12804941	0	0
tb.dut.u_reg_core.u_socket.fifo_h.rspfifo.DepthKnown_A	0	0	91185948	90307929	0	0
tb.dut.u_reg_core.u_socket.fifo_h.rspfifo.RvalidKnown_A	0	0	91185948	90307929	0	0
tb.dut.u_reg_core.u_socket.fifo_h.rspfifo.WreadyKnown_A	0	0	91185948	90307929	0	0
tb.dut.u_reg_core.u_socket.fifo_h.rspfifo.gen_passthru_fifo.paramCheckPass	0	0	1301	1301	0	0
tb.dut.u_reg_core.u_socket.gen_dfifo[0].fifo_d.reqfifo.DataKnown_A	0	0	91185948	1364823	0	0
tb.dut.u_reg_core.u_socket.gen_dfifo[0].fifo_d.reqfifo.DepthKnown_A	0	0	91185948	90307929	0	0
tb.dut.u_reg_core.u_socket.gen_dfifo[0].fifo_d.reqfifo.RvalidKnown_A	0	0	91185948	90307929	0	0
tb.dut.u_reg_core.u_socket.gen_dfifo[0].fifo_d.reqfifo.WreadyKnown_A	0	0	91185948	90307929	0	0
tb.dut.u_reg_core.u_socket.gen_dfifo[0].fifo_d.reqfifo.gen_passthru_fifo.paramCheckPass	0	0	1301	1301	0	0
tb.dut.u_reg_core.u_socket.gen_dfifo[0].fifo_d.rspfifo.DataKnown_A	0	0	91185948	1068839	0	0
tb.dut.u_reg_core.u_socket.gen_dfifo[0].fifo_d.rspfifo.DepthKnown_A	0	0	91185948	90307929	0	0
tb.dut.u_reg_core.u_socket.gen_dfifo[0].fifo_d.rspfifo.RvalidKnown_A	0	0	91185948	90307929	0	0
tb.dut.u_reg_core.u_socket.gen_dfifo[0].fifo_d.rspfifo.WreadyKnown_A	0	0	91185948	90307929	0	0
tb.dut.u_reg_core.u_socket.gen_dfifo[0].fifo_d.rspfifo.gen_passthru_fifo.paramCheckPass	0	0	1301	1301	0	0
tb.dut.u_reg_core.u_socket.gen_dfifo[1].fifo_d.reqfifo.DataKnown_A	0	0	91185948	7467913	0	0
tb.dut.u_reg_core.u_socket.gen_dfifo[1].fifo_d.reqfifo.DepthKnown_A	0	0	91185948	90307929	0	0
tb.dut.u_reg_core.u_socket.gen_dfifo[1].fifo_d.reqfifo.RvalidKnown_A	0	0	91185948	90307929	0	0
tb.dut.u_reg_core.u_socket.gen_dfifo[1].fifo_d.reqfifo.WreadyKnown_A	0	0	91185948	90307929	0	0
tb.dut.u_reg_core.u_socket.gen_dfifo[1].fifo_d.reqfifo.gen_passthru_fifo.paramCheckPass	0	0	1301	1301	0	0
tb.dut.u_reg_core.u_socket.gen_dfifo[1].fifo_d.rspfifo.DataKnown_A	0	0	91185948	11736102	0	0
tb.dut.u_reg_core.u_socket.gen_dfifo[1].fifo_d.rspfifo.DepthKnown_A	0	0	91185948	90307929	0	0
tb.dut.u_reg_core.u_socket.gen_dfifo[1].fifo_d.rspfifo.RvalidKnown_A	0	0	91185948	90307929	0	0
tb.dut.u_reg_core.u_socket.gen_dfifo[1].fifo_d.rspfifo.WreadyKnown_A	0	0	91185948	90307929	0	0
tb.dut.u_reg_core.u_socket.gen_dfifo[1].fifo_d.rspfifo.gen_passthru_fifo.paramCheckPass	0	0	1301	1301	0	0
tb.dut.u_reg_core.u_socket.maxN	0	0	1301	1301	0	0
tb.dut.u_reg_core.wePulse	0	0	91185948	871424	0	0
tb.dut.u_scrmbl_mtx.CheckHotOne_A	0	0	88289748	87463934	0	0
tb.dut.u_scrmbl_mtx.CheckNGreaterZero_A	0	0	1126	1126	0	0
tb.dut.u_scrmbl_mtx.GrantKnown_A	0	0	88289748	87463934	0	0
tb.dut.u_scrmbl_mtx.IdxKnown_A	0	0	88289748	87463934	0	0
tb.dut.u_scrmbl_mtx.NoReadyValidNoGrant_A	0	0	88289748	49457782	0	0
tb.dut.u_scrmbl_mtx.ReqImpliesValid_A	0	0	88289748	38006152	0	0
tb.dut.u_scrmbl_mtx.ValidKnown_A	0	0	88289748	87463934	0	0
tb.dut.u_tlul_adapter_sram.AddrOutKnown_A	0	0	88289748	87463934	0	0
tb.dut.u_tlul_adapter_sram.DataIntgOptions_A	0	0	1126	1126	0	0
tb.dut.u_tlul_adapter_sram.ReqOutKnown_A	0	0	88289748	87463934	0	0
tb.dut.u_tlul_adapter_sram.SramDwHasByteGranularity_A	0	0	1126	1126	0	0
tb.dut.u_tlul_adapter_sram.SramDwIsMultipleOfTlulWidth_A	0	0	1126	1126	0	0
tb.dut.u_tlul_adapter_sram.TlOutKnownIfFifoKnown_A	0	0	88289748	87463934	0	0
tb.dut.u_tlul_adapter_sram.TlOutValidKnown_A	0	0	88289748	87463934	0	0
tb.dut.u_tlul_adapter_sram.WdataOutKnown_A	0	0	88289748	87463934	0	0
tb.dut.u_tlul_adapter_sram.WeOutKnown_A	0	0	88289748	87463934	0	0
tb.dut.u_tlul_adapter_sram.WmaskOutKnown_A	0	0	88289748	87463934	0	0
tb.dut.u_tlul_adapter_sram.adapterNoReadOrWrite	0	0	1126	1126	0	0
tb.dut.u_tlul_adapter_sram.rvalidHighReqFifoEmpty	0	0	88289748	70681	0	0
tb.dut.u_tlul_adapter_sram.rvalidHighWhenRspFifoFull	0	0	88289748	70681	0	0
tb.dut.u_tlul_adapter_sram.u_err.dataWidthOnly32_A	0	0	1126	1126	0	0
tb.dut.u_tlul_adapter_sram.u_reqfifo.DataKnown_A	0	0	88289748	1380813	0	0
tb.dut.u_tlul_adapter_sram.u_reqfifo.DepthKnown_A	0	0	88289748	87463934	0	0
tb.dut.u_tlul_adapter_sram.u_reqfifo.RvalidKnown_A	0	0	88289748	87463934	0	0
tb.dut.u_tlul_adapter_sram.u_reqfifo.WreadyKnown_A	0	0	88289748	87463934	0	0
tb.dut.u_tlul_adapter_sram.u_reqfifo.gen_normal_fifo.depthShallNotExceedParamDepth	0	0	88289748	1380813	0	0
tb.dut.u_tlul_adapter_sram.u_rsp_gen.DataWidthCheck_A	0	0	1126	1126	0	0
tb.dut.u_tlul_adapter_sram.u_rsp_gen.PayLoadWidthCheck	0	0	1126	1126	0	0
tb.dut.u_tlul_adapter_sram.u_rspfifo.DataKnown_A	0	0	88289748	165744	0	0
tb.dut.u_tlul_adapter_sram.u_rspfifo.DepthKnown_A	0	0	88289748	87463934	0	0
tb.dut.u_tlul_adapter_sram.u_rspfifo.RvalidKnown_A	0	0	88289748	87463934	0	0
tb.dut.u_tlul_adapter_sram.u_rspfifo.WreadyKnown_A	0	0	88289748	87463934	0	0
tb.dut.u_tlul_adapter_sram.u_rspfifo.gen_normal_fifo.depthShallNotExceedParamDepth	0	0	88289748	165744	0	0
tb.dut.u_tlul_adapter_sram.u_sram_byte.SramReadbackAndIntg	0	0	1126	1126	0	0
tb.dut.u_tlul_adapter_sram.u_sramreqfifo.DataKnown_A	0	0	88289748	416899	0	0
tb.dut.u_tlul_adapter_sram.u_sramreqfifo.DepthKnown_A	0	0	88289748	87463934	0	0
tb.dut.u_tlul_adapter_sram.u_sramreqfifo.RvalidKnown_A	0	0	88289748	87463934	0	0
tb.dut.u_tlul_adapter_sram.u_sramreqfifo.WreadyKnown_A	0	0	88289748	87463934	0	0
tb.dut.u_tlul_adapter_sram.u_sramreqfifo.gen_normal_fifo.depthShallNotExceedParamDepth	0	0	88289748	416899	0	0
tb.dut.u_tlul_lc_gate.u_err_en_sync.NumCopiesMustBeGreaterZero_A	0	0	1126	1126	0	0
tb.dut.u_tlul_lc_gate.u_err_en_sync.OutputsKnown_A	0	0	88289748	87463934	0	0
tb.dut.u_tlul_lc_gate.u_err_en_sync.gen_no_flops.OutputDelay_A	0	0	88289748	87463934	0	0
tb.dut.u_tlul_lc_gate.u_state_regs.AssertConnected_A	0	0	1126	1126	0	0
tb.dut.u_tlul_lc_gate.u_state_regs_A	0	0	88289748	87463934	0	0
tb.dut.u_tlul_lc_gate.u_tlul_err_resp.u_intg_gen.DataWidthCheck_A	0	0	1126	1126	0	0
tb.dut.u_tlul_lc_gate.u_tlul_err_resp.u_intg_gen.PayLoadWidthCheck	0	0	1126	1126	0	0

Assertions Incomplete:

ASSERTIONS	CATEGORY	SEVERITY	ATTEMPTS	REAL SUCCESSES	FAILURES	INCOMPLETE	SRC
tb.dut.u_edn_arb.RoundRobin_A	0	0	88289748	0	0	1117
tb.dut.u_otp_arb.RoundRobin_A	0	0	88289748	0	0	1117
tb.dut.u_otp_ctrl_kdi.u_req_arb.RoundRobin_A	0	0	88289748	0	0	1117
tb.dut.u_prim_edn_req.u_prim_packer_fifo.DataOStableWhenPending_A	0	0	88289748	0	0	1117
tb.dut.u_prim_lc_sync_check_byp_en.gen_flops.OutputDelay_A	0	0	88289748	87425444	0	3351
tb.dut.u_prim_lc_sync_creator_seed_sw_rw_en.gen_flops.OutputDelay_A	0	0	88289748	87425444	0	3351
tb.dut.u_prim_lc_sync_dft_en.gen_flops.OutputDelay_A	0	0	88289748	87425444	0	3351
tb.dut.u_prim_lc_sync_escalate_en.gen_flops.OutputDelay_A	0	0	88289748	87425444	0	3351
tb.dut.u_prim_lc_sync_owner_seed_sw_rw_en.gen_flops.OutputDelay_A	0	0	88289748	87425444	0	3351
tb.dut.u_prim_lc_sync_seed_hw_rd_en.gen_flops.OutputDelay_A	0	0	88289748	87425444	0	3351
tb.dut.u_scrmbl_mtx.RoundRobin_A	0	0	88289748	0	0	1117

Assertions Without Attempts:

ASSERTIONS	CATEGORY	SEVERITY	ATTEMPTS	REAL SUCCESSES	FAILURES	INCOMPLETE	SRC
tb.dut.gen_partitions[5].gen_buffered.u_part_buf.OtpErrorState_A	0	0	0	0	0	0
tb.dut.gen_partitions[6].gen_buffered.u_part_buf.OtpErrorState_A	0	0	0	0	0	0
tb.dut.gen_partitions[7].gen_buffered.u_part_buf.OtpErrorState_A	0	0	0	0	0	0
tb.dut.gen_partitions[8].gen_buffered.u_part_buf.OtpErrorState_A	0	0	0	0	0	0
tb.dut.gen_partitions[9].gen_buffered.u_part_buf.OtpErrorState_A	0	0	0	0	0	0

---

Detail Report for Cover Sequences

Cover Sequences All Matches:

COVER SEQUENCES	CATEGORY	SEVERITY	ATTEMPTS	ALL MATCHES	FIRST MATCHES	INCOMPLETE	SRC
tb.dut.core_tlul_assert_device.gen_device_cov.aValidNotAccepted_C	0	0	91186864	994	994	0
tb.dut.core_tlul_assert_device.gen_device_cov.a_addressChangedNotAccepted_C	0	0	91186864	314	314	0
tb.dut.core_tlul_assert_device.gen_device_cov.a_dataChangedNotAccepted_C	0	0	91186864	317	317	0
tb.dut.core_tlul_assert_device.gen_device_cov.a_maskChangedNotAccepted_C	0	0	91186864	209	209	0
tb.dut.core_tlul_assert_device.gen_device_cov.a_opcodeChangedNotAccepted_C	0	0	91186864	35	35	0
tb.dut.core_tlul_assert_device.gen_device_cov.a_sizeChangedNotAccepted_C	0	0	91186864	164	164	0
tb.dut.core_tlul_assert_device.gen_device_cov.a_sourceChangedNotAccepted_C	0	0	91186864	77	77	0
tb.dut.core_tlul_assert_device.gen_device_cov.b2bReqWithSameAddr_C	0	0	91186864	4331	4331	0
tb.dut.core_tlul_assert_device.gen_device_cov.b2bReq_C	0	0	91186864	6500	6500	0
tb.dut.core_tlul_assert_device.gen_device_cov.b2bSameSource_C	0	0	91186864	3436619	3436619	1214
tb.dut.prim_tlul_assert_device.gen_device_cov.aValidNotAccepted_C	0	0	91186864	331	331	0
tb.dut.prim_tlul_assert_device.gen_device_cov.a_addressChangedNotAccepted_C	0	0	91186864	106	106	3
tb.dut.prim_tlul_assert_device.gen_device_cov.a_dataChangedNotAccepted_C	0	0	91186864	112	112	3
tb.dut.prim_tlul_assert_device.gen_device_cov.a_maskChangedNotAccepted_C	0	0	91186864	70	70	3
tb.dut.prim_tlul_assert_device.gen_device_cov.a_opcodeChangedNotAccepted_C	0	0	91186864	5	5	3
tb.dut.prim_tlul_assert_device.gen_device_cov.a_sizeChangedNotAccepted_C	0	0	91186864	57	57	3
tb.dut.prim_tlul_assert_device.gen_device_cov.a_sourceChangedNotAccepted_C	0	0	91186864	74	74	3
tb.dut.prim_tlul_assert_device.gen_device_cov.b2bReqWithSameAddr_C	0	0	91186864	1295	1295	0
tb.dut.prim_tlul_assert_device.gen_device_cov.b2bReq_C	0	0	91186864	2243	2243	0
tb.dut.prim_tlul_assert_device.gen_device_cov.b2bSameSource_C	0	0	91186864	54365	54365	52

Cover Sequences First Matches:

COVER SEQUENCES	CATEGORY	SEVERITY	ATTEMPTS	ALL MATCHES	FIRST MATCHES	INCOMPLETE	SRC
tb.dut.core_tlul_assert_device.gen_device_cov.aValidNotAccepted_C	0	0	91186864	994	994	0
tb.dut.core_tlul_assert_device.gen_device_cov.a_addressChangedNotAccepted_C	0	0	91186864	314	314	0
tb.dut.core_tlul_assert_device.gen_device_cov.a_dataChangedNotAccepted_C	0	0	91186864	317	317	0
tb.dut.core_tlul_assert_device.gen_device_cov.a_maskChangedNotAccepted_C	0	0	91186864	209	209	0
tb.dut.core_tlul_assert_device.gen_device_cov.a_opcodeChangedNotAccepted_C	0	0	91186864	35	35	0
tb.dut.core_tlul_assert_device.gen_device_cov.a_sizeChangedNotAccepted_C	0	0	91186864	164	164	0
tb.dut.core_tlul_assert_device.gen_device_cov.a_sourceChangedNotAccepted_C	0	0	91186864	77	77	0
tb.dut.core_tlul_assert_device.gen_device_cov.b2bReqWithSameAddr_C	0	0	91186864	4331	4331	0
tb.dut.core_tlul_assert_device.gen_device_cov.b2bReq_C	0	0	91186864	6500	6500	0
tb.dut.core_tlul_assert_device.gen_device_cov.b2bSameSource_C	0	0	91186864	3436619	3436619	1214
tb.dut.prim_tlul_assert_device.gen_device_cov.aValidNotAccepted_C	0	0	91186864	331	331	0
tb.dut.prim_tlul_assert_device.gen_device_cov.a_addressChangedNotAccepted_C	0	0	91186864	106	106	3
tb.dut.prim_tlul_assert_device.gen_device_cov.a_dataChangedNotAccepted_C	0	0	91186864	112	112	3
tb.dut.prim_tlul_assert_device.gen_device_cov.a_maskChangedNotAccepted_C	0	0	91186864	70	70	3
tb.dut.prim_tlul_assert_device.gen_device_cov.a_opcodeChangedNotAccepted_C	0	0	91186864	5	5	3
tb.dut.prim_tlul_assert_device.gen_device_cov.a_sizeChangedNotAccepted_C	0	0	91186864	57	57	3
tb.dut.prim_tlul_assert_device.gen_device_cov.a_sourceChangedNotAccepted_C	0	0	91186864	74	74	3
tb.dut.prim_tlul_assert_device.gen_device_cov.b2bReqWithSameAddr_C	0	0	91186864	1295	1295	0
tb.dut.prim_tlul_assert_device.gen_device_cov.b2bReq_C	0	0	91186864	2243	2243	0
tb.dut.prim_tlul_assert_device.gen_device_cov.b2bSameSource_C	0	0	91186864	54365	54365	52