Assertions
dashboard | hierarchy | modlist | groups | tests | asserts
Assertions by Category
ASSERTPROPERTIESSEQUENCES
Total1457020
Category 01457020

Assertions by Severity
ASSERTPROPERTIESSEQUENCES
Total1457020
Severity 01457020

Summary for Assertions
NUMBERPERCENT
Total Number1457100.00
Uncovered543.71
Success140396.29
Failure00.00
Incomplete110.75
Without Attempts50.34

Summary for Cover Sequences
NUMBERPERCENT
Total Number20100.00
Uncovered00.00
All Matches20100.00
First Matches20100.00
Go previous page
ASSERTIONSCATEGORYSEVERITYATTEMPTSREAL SUCCESSESFAILURESINCOMPLETE
tb.dut.core_tlul_assert_device.gen_assert_final[245].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[246].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[247].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[248].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[249].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[24].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[250].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[251].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[252].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[253].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[254].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[255].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[25].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[26].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[27].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[28].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[29].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[2].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[30].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[31].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[32].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[33].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[34].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[35].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[36].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[37].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[38].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[39].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[3].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[40].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[41].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[42].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[43].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[44].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[45].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[46].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[47].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[48].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[49].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[4].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[50].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[51].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[52].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[53].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[54].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[55].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[56].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[57].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[58].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[59].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[5].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[60].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[61].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[62].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[63].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[64].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[65].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[66].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[67].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[68].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[69].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[6].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[70].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[71].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[72].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[73].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[74].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[75].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[76].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[77].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[78].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[79].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[7].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[80].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[81].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[82].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[83].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[84].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[85].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[86].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[87].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[88].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[89].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[8].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[90].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[91].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[92].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[93].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[94].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[95].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[96].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[97].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[98].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[99].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_assert_final[9].noOutstandingReqsAtEndOfSim_A 001299129900
tb.dut.core_tlul_assert_device.gen_device.aDataKnown_M 0092881307288804900
tb.dut.core_tlul_assert_device.gen_device.addrSizeAlignedErr_A 009288041029109400
tb.dut.core_tlul_assert_device.gen_device.contigMask_M 0092881307529700200
tb.dut.core_tlul_assert_device.gen_device.dDataKnown_A 0092881307903986100
tb.dut.core_tlul_assert_device.gen_device.legalAOpcodeErr_A 009288041030359600
tb.dut.core_tlul_assert_device.gen_device.legalAParam_M 0092881307875514700
tb.dut.core_tlul_assert_device.gen_device.legalDParam_A 00928813071285190600
tb.dut.core_tlul_assert_device.gen_device.pendingReqPerSrc_M 0092881307875514700
tb.dut.core_tlul_assert_device.gen_device.respMustHaveReq_A 00928813071285190600
tb.dut.core_tlul_assert_device.gen_device.respOpcode_A 00928813071285190600
tb.dut.core_tlul_assert_device.gen_device.respSzEqReqSz_A 00928813071285190600
tb.dut.core_tlul_assert_device.gen_device.sizeGTEMaskErr_A 009288041021030600
tb.dut.core_tlul_assert_device.gen_device.sizeMatchesMaskErr_A 009288041021747200
tb.dut.core_tlul_assert_device.p_dbw.TlDbw_A 001299129900
tb.dut.gen_bufs[0].u_prim_mubi8_sender_read_lock.OutputsKnown_A 00897265238885786500
tb.dut.gen_bufs[0].u_prim_mubi8_sender_write_lock.OutputsKnown_A 00897265238885786500
tb.dut.gen_bufs[10].u_prim_mubi8_sender_read_lock.OutputsKnown_A 00897265238885786500
tb.dut.gen_bufs[10].u_prim_mubi8_sender_write_lock.OutputsKnown_A 00897265238885786500
tb.dut.gen_bufs[1].u_prim_mubi8_sender_read_lock.OutputsKnown_A 00897265238885786500
tb.dut.gen_bufs[1].u_prim_mubi8_sender_write_lock.OutputsKnown_A 00897265238885786500
tb.dut.gen_bufs[2].u_prim_mubi8_sender_read_lock.OutputsKnown_A 00897265238885786500
tb.dut.gen_bufs[2].u_prim_mubi8_sender_write_lock.OutputsKnown_A 00897265238885786500
tb.dut.gen_bufs[3].u_prim_mubi8_sender_read_lock.OutputsKnown_A 00897265238885786500
tb.dut.gen_bufs[3].u_prim_mubi8_sender_write_lock.OutputsKnown_A 00897265238885786500
tb.dut.gen_bufs[4].u_prim_mubi8_sender_read_lock.OutputsKnown_A 00897265238885786500
tb.dut.gen_bufs[4].u_prim_mubi8_sender_write_lock.OutputsKnown_A 00897265238885786500
tb.dut.gen_bufs[5].u_prim_mubi8_sender_read_lock.OutputsKnown_A 00897265238885786500
tb.dut.gen_bufs[5].u_prim_mubi8_sender_write_lock.OutputsKnown_A 00897265238885786500
tb.dut.gen_bufs[6].u_prim_mubi8_sender_read_lock.OutputsKnown_A 00897265238885786500
tb.dut.gen_bufs[6].u_prim_mubi8_sender_write_lock.OutputsKnown_A 00897265238885786500
tb.dut.gen_bufs[7].u_prim_mubi8_sender_read_lock.OutputsKnown_A 00897265238885786500
tb.dut.gen_bufs[7].u_prim_mubi8_sender_write_lock.OutputsKnown_A 00897265238885786500
tb.dut.gen_bufs[8].u_prim_mubi8_sender_read_lock.OutputsKnown_A 00897265238885786500
tb.dut.gen_bufs[8].u_prim_mubi8_sender_write_lock.OutputsKnown_A 00897265238885786500
tb.dut.gen_bufs[9].u_prim_mubi8_sender_read_lock.OutputsKnown_A 00897265238885786500
tb.dut.gen_bufs[9].u_prim_mubi8_sender_write_lock.OutputsKnown_A 00897265238885786500
tb.dut.gen_partitions[0].gen_unbuffered.FpvSecCmCtrlPartUnbufFsmCheck_A 00897265235000
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.AccessKnown_A 00897265238885786500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.DigestKnown_A 00897265238885786500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.DigestOffsetMustBeRepresentable_A 001125112500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.EccErrorState_A 0089726523919600
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.ErrorKnown_A 00897265238885786500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.FsmStateKnown_A 00897265238885786500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.InitDoneKnown_A 00897265238885786500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.InitReadLocksPartition_A 00897265231783081100
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.InitWriteLocksPartition_A 00897265231783081100
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.OffsetMustBeBlockAligned_A 001125112500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.OtpAddrKnown_A 00897265238885786500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.OtpCmdKnown_A 00897265238885786500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.OtpReqKnown_A 00897265238885786500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.OtpSizeKnown_A 00897265238885786500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.OtpWdataKnown_A 00897265238885786500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.ReadLockPropagation_A 00897265231762481100
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.SizeMustBeBlockAligned_A 001125112500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.TlulGntKnown_A 00897265238885786500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.TlulRdataKnown_A 00897265238885786500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.TlulReadOnReadLock_A 0089726523601900
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.TlulRerrorKnown_A 00897265238885786500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.TlulRvalidKnown_A 00897265238885786500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.WriteLockPropagation_A 0089726523254538300
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.gen_digest_write_lock.DigestWriteLocksPartition_A 00897265232911155100
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.gen_digest_write_lock.u_prim_mubi8_sender_write_lock.OutputsKnown_A 00897265238885786500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.gen_ecc_reg.u_otp_ctrl_ecc_reg.DataKnown_A 00897265238885786500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.gen_ecc_reg.u_otp_ctrl_ecc_reg.DataOutKnown_A 00897265238885786500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.gen_ecc_reg.u_otp_ctrl_ecc_reg.EccErrKnown_A 00897265238885786500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.gen_ecc_reg.u_otp_ctrl_ecc_reg.EccKnown_A 00897265238885786500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.gen_ecc_reg.u_otp_ctrl_ecc_reg.RDataOutKnown_A 00897265238885786500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.gen_ecc_reg.u_otp_ctrl_ecc_reg.WidthMustBe64bit_A 001125112500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.u_prim_mubi8_sender_read_lock_pre.OutputsKnown_A 00897265238885786500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.u_prim_mubi8_sender_write_lock_pre.OutputsKnown_A 00897265238885786500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.u_state_regs.AssertConnected_A 001125112500
tb.dut.gen_partitions[0].gen_unbuffered.u_part_unbuf.u_state_regs_A 00897265238885786500
tb.dut.gen_partitions[10].gen_lifecycle.FpvSecCmCntPartLcCheck_A 00897265235000
tb.dut.gen_partitions[10].gen_lifecycle.FpvSecCmCtrlPartLcFsmCheck_A 00897265235000
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.AccessKnown_A 00897265238885786500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.CnstyChkAckKnown_A 00897265238885786500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.DataKnown_A 00897265238885786500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.DigestKnown_A 00897265238885786500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.DigestOffsetMustBeRepresentable_A 001125112500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.ErrorKnown_A 00897265238885786500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.InitDoneKnown_A 00897265238885786500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.InitReadLocksPartition_A 00897265232490846300
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.InitWriteLocksPartition_A 00897265232490846300
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.IntegChkAckKnown_A 00897265238885786500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.OffsetMustBeBlockAligned_A 001125112500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.OtpAddrKnown_A 00897265238885786500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.OtpCmdKnown_A 00897265238885786500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.OtpErrorState_A 00897265231500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.OtpPartBufSize_A 001125112500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.OtpReqKnown_A 00897265238885786500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.OtpSizeKnown_A 00897265238885786500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.OtpWdataKnown_A 00897265238885786500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.ReadLockPropagation_A 00897265238885786500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.ScrmblCmdKnown_A 00897265238885786500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.ScrmblDataKnown_A 00897265238885786500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.ScrmblModeKnown_A 00897265238885786500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.ScrmblMtxReqKnown_A 00897265238885786500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.ScrmblSelKnown_A 00897265238885786500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.ScrmblValidKnown_A 00897265238885786500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.SizeMustBeBlockAligned_A 001125112500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.WriteLockPropagation_A 00897265238885786500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.u_otp_ctrl_ecc_reg.DataKnown_A 00897265238885786500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.u_otp_ctrl_ecc_reg.DataOutKnown_A 00897265238885786500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.u_otp_ctrl_ecc_reg.EccErrKnown_A 00897265238885786500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.u_otp_ctrl_ecc_reg.EccKnown_A 00897265238885786500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.u_otp_ctrl_ecc_reg.RDataOutKnown_A 00897265238885786500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.u_otp_ctrl_ecc_reg.WidthMustBe64bit_A 001125112500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.u_prim_mubi8_sender_read_lock_pre.OutputsKnown_A 00897265238885786500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.u_prim_mubi8_sender_write_lock_pre.OutputsKnown_A 00897265238885786500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.u_state_regs.AssertConnected_A 001125112500
tb.dut.gen_partitions[10].gen_lifecycle.u_part_buf.u_state_regs_A 00897265238885786500
tb.dut.gen_partitions[1].gen_unbuffered.FpvSecCmCtrlPartUnbufFsmCheck_A 00897265235000
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.AccessKnown_A 00897265238885786500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.DigestKnown_A 00897265238885786500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.DigestOffsetMustBeRepresentable_A 001125112500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.EccErrorState_A 0089726523584100
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.ErrorKnown_A 00897265238885786500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.FsmStateKnown_A 00897265238885786500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.InitDoneKnown_A 00897265238885786500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.InitReadLocksPartition_A 00897265231801241700
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.InitWriteLocksPartition_A 00897265231801241700
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.OffsetMustBeBlockAligned_A 001125112500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.OtpAddrKnown_A 00897265238885786500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.OtpCmdKnown_A 00897265238885786500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.OtpErrorState_A 00897265237500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.OtpReqKnown_A 00897265238885786500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.OtpSizeKnown_A 00897265238885786500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.OtpWdataKnown_A 00897265238885786500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.ReadLockPropagation_A 00897265231756743900
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.SizeMustBeBlockAligned_A 001125112500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.TlulGntKnown_A 00897265238885786500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.TlulRdataKnown_A 00897265238885786500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.TlulReadOnReadLock_A 0089726523622200
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.TlulRerrorKnown_A 00897265238885786500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.TlulRvalidKnown_A 00897265238885786500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.WriteLockPropagation_A 0089726523273360000
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.gen_digest_write_lock.DigestWriteLocksPartition_A 00897265232872214200
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.gen_digest_write_lock.u_prim_mubi8_sender_write_lock.OutputsKnown_A 00897265238885786500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.gen_ecc_reg.u_otp_ctrl_ecc_reg.DataKnown_A 00897265238885786500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.gen_ecc_reg.u_otp_ctrl_ecc_reg.DataOutKnown_A 00897265238885786500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.gen_ecc_reg.u_otp_ctrl_ecc_reg.EccErrKnown_A 00897265238885786500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.gen_ecc_reg.u_otp_ctrl_ecc_reg.EccKnown_A 00897265238885786500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.gen_ecc_reg.u_otp_ctrl_ecc_reg.RDataOutKnown_A 00897265238885786500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.gen_ecc_reg.u_otp_ctrl_ecc_reg.WidthMustBe64bit_A 001125112500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.u_prim_mubi8_sender_read_lock_pre.OutputsKnown_A 00897265238885786500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.u_prim_mubi8_sender_write_lock_pre.OutputsKnown_A 00897265238885786500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.u_state_regs.AssertConnected_A 001125112500
tb.dut.gen_partitions[1].gen_unbuffered.u_part_unbuf.u_state_regs_A 00897265238885786500
tb.dut.gen_partitions[2].gen_unbuffered.FpvSecCmCtrlPartUnbufFsmCheck_A 00897265235000
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.AccessKnown_A 00897265238885786500
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.DigestKnown_A 00897265238885786500
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.DigestOffsetMustBeRepresentable_A 001125112500
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.EccErrorState_A 00897265231069100
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.ErrorKnown_A 00897265238885786500
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.FsmStateKnown_A 00897265238885786500
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.InitDoneKnown_A 00897265238885786500
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.InitReadLocksPartition_A 00897265231819283800
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.InitWriteLocksPartition_A 00897265231819283800
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.OffsetMustBeBlockAligned_A 001125112500
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.OtpAddrKnown_A 00897265238885786500
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.OtpCmdKnown_A 00897265238885786500
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.OtpErrorState_A 00897265235300
tb.dut.gen_partitions[2].gen_unbuffered.u_part_unbuf.OtpReqKnown_A 00897265238885786500
Go next page
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%