dashboard | hierarchy | modlist | groups | tests | asserts

Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 9 1 10.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 14190 1 T1 1 T2 4 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 9 1 10.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 14190 1 T1 1 T2 4 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 8 2 20.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 10105 1 T1 1 T2 1 T3 5
true 16492 1 T1 1 T2 4 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 8 2 20.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
others[0] 0 1 1
others[1] 0 1 1
others[2] 0 1 1
others[3] 0 1 1
others[4] 0 1 1
others[5] 0 1 1
others[6] 0 1 1
others[7] 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
false 11028 1 T1 1 T2 3 T3 5
true 16561 1 T1 1 T2 5 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 106 1 T19 2 T127 4 T244 2
others[1] 88 1 T238 2 T316 2 T429 2
others[2] 114 1 T92 4 T244 2 T237 2
others[3] 118 1 T92 2 T132 2 T127 2
others[4] 124 1 T125 2 T244 2 T210 2
others[5] 70 1 T18 2 T127 2 T243 2
others[6] 102 1 T99 2 T100 4 T243 2
others[7] 86 1 T124 2 T105 2 T126 2
false 14190 1 T1 1 T2 4 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 112 1 T124 2 T125 2 T100 2
others[1] 90 1 T126 2 T61 2 T212 2
others[2] 90 1 T132 2 T244 2 T392 2
others[3] 90 1 T105 2 T127 2 T312 2
others[4] 94 1 T91 2 T133 2 T241 2
others[5] 84 1 T238 2 T267 2 T295 2
others[6] 74 1 T99 2 T211 2 T212 2
others[7] 114 1 T105 2 T244 2 T241 2
false 14190 1 T1 1 T2 4 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 80 1 T105 2 T100 4 T70 2
others[1] 100 1 T100 2 T106 2 T244 2
others[2] 104 1 T105 2 T133 2 T243 2
others[3] 106 1 T99 2 T105 2 T100 2
others[4] 96 1 T92 2 T127 2 T238 2
others[5] 92 1 T106 2 T70 2 T240 2
others[6] 104 1 T91 2 T430 2 T431 2
others[7] 118 1 T92 2 T19 2 T125 2
false 14190 1 T1 1 T2 4 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 48 1 T392 2 T432 2 T261 2
others[1] 76 1 T243 2 T244 2 T267 2
others[2] 48 1 T235 2 T291 2 T267 4
others[3] 68 1 T154 2 T126 2 T244 2
others[4] 58 1 T243 2 T295 2 T165 2
others[5] 64 1 T154 2 T267 2 T433 2
others[6] 72 1 T92 2 T99 2 T125 2
others[7] 92 1 T18 2 T125 2 T211 2
false 14190 1 T1 1 T2 4 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 78 1 T213 2 T391 2 T431 2
others[1] 82 1 T127 2 T106 2 T238 2
others[2] 108 1 T99 2 T126 2 T153 2
others[3] 72 1 T105 2 T132 2 T392 2
others[4] 98 1 T92 2 T99 2 T105 2
others[5] 78 1 T104 2 T133 2 T61 2
others[6] 106 1 T17 2 T126 2 T70 2
others[7] 108 1 T105 2 T212 2 T291 2
false 14190 1 T1 1 T2 4 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 44 1 T381 2 T434 2 T435 2
others[1] 38 1 T430 2 T436 2 T145 2
others[2] 46 1 T17 2 T100 2 T437 2
others[3] 42 1 T146 2 T100 2 T152 2
others[4] 30 1 T100 2 T153 2 T438 2
others[5] 36 1 T153 2 T430 6 T438 2
others[6] 32 1 T132 2 T133 2 T152 2
others[7] 60 1 T17 2 T100 2 T127 2
false 14190 1 T1 1 T2 4 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 96 1 T92 2 T124 4 T125 2
others[1] 88 1 T17 2 T92 2 T19 2
others[2] 78 1 T265 2 T433 2 T439 2
others[3] 94 1 T125 2 T126 2 T127 2
others[4] 116 1 T19 2 T180 2 T152 2
others[5] 102 1 T152 2 T243 2 T241 2
others[6] 126 1 T18 2 T153 2 T307 2
others[7] 96 1 T19 2 T99 4 T125 2
false 14190 1 T1 1 T2 4 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 104 1 T17 2 T92 2 T99 2
others[1] 78 1 T18 2 T127 2 T152 2
others[2] 92 1 T19 2 T61 2 T240 2
others[3] 120 1 T17 2 T127 2 T430 2
others[4] 70 1 T92 2 T127 2 T153 2
others[5] 96 1 T124 2 T100 2 T127 2
others[6] 88 1 T17 2 T132 2 T126 2
others[7] 120 1 T265 4 T145 2 T440 2
false 14190 1 T1 1 T2 4 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 116 1 T70 2 T240 2 T210 2
others[1] 86 1 T132 2 T61 2 T317 2
others[2] 62 1 T105 2 T100 2 T180 2
others[3] 72 1 T126 2 T100 2 T106 2
others[4] 126 1 T19 2 T100 2 T210 2
others[5] 108 1 T92 2 T132 2 T140 2
others[6] 106 1 T17 2 T105 2 T146 2
others[7] 122 1 T124 2 T126 2 T70 2
false 14190 1 T1 1 T2 4 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 86 1 T392 2 T441 2 T433 2
others[1] 74 1 T124 2 T132 2 T127 2
others[2] 112 1 T92 2 T105 2 T132 2
others[3] 88 1 T92 2 T18 2 T19 2
others[4] 118 1 T17 2 T99 2 T140 4
others[5] 84 1 T17 2 T100 2 T442 2
others[6] 90 1 T104 2 T70 2 T240 2
others[7] 86 1 T100 2 T316 2 T267 2
false 14190 1 T1 1 T2 4 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 1 9 90.00


User Defined Bins for cp_value

Uncovered bins
NAMECOUNTAT LEASTNUMBERSTATUS
true 0 1 1


Covered bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 80 1 T91 2 T99 2 T100 2
others[1] 90 1 T132 2 T146 2 T70 2
others[2] 112 1 T18 2 T100 2 T133 2
others[3] 112 1 T99 2 T105 2 T154 2
others[4] 106 1 T105 2 T126 2 T127 2
others[5] 76 1 T100 2 T238 2 T241 2
others[6] 96 1 T105 2 T244 2 T267 2
others[7] 130 1 T91 2 T154 2 T126 2
false 14190 1 T1 1 T2 4 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 14 1 T61 2 T142 2 T443 2
others[1] 22 1 T152 2 T444 2 T445 2
others[2] 17 1 T267 2 T289 2 T155 1
others[3] 19 1 T20 1 T385 2 T432 2
others[4] 3 1 T446 1 T447 2 - -
others[5] 8 1 T9 1 T314 1 T156 1
others[6] 24 1 T17 4 T320 2 T448 2
others[7] 28 1 T205 2 T449 2 T261 2
false 14190 1 T1 1 T2 4 T3 8
true 2217 1 T91 2 T95 1 T17 2


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 23 1 T261 2 T450 2 T377 2
others[1] 11 1 T443 2 T451 2 T452 2
others[2] 12 1 T444 2 T156 1 T453 2
others[3] 16 1 T152 2 T261 2 T98 1
others[4] 22 1 T17 2 T9 1 T267 2
others[5] 7 1 T449 2 T156 1 T454 1
others[6] 18 1 T17 2 T61 2 T320 2
others[7] 26 1 T205 2 T385 2 T289 4
false 11519 1 T1 1 T2 3 T3 5
true 18771 1 T1 1 T2 5 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 100 1 T127 4 T237 2 T212 2
others[1] 104 1 T99 2 T132 2 T307 2
others[2] 108 1 T92 4 T126 2 T244 2
others[3] 80 1 T124 2 T127 2 T212 2
others[4] 68 1 T127 2 T243 2 T244 2
others[5] 114 1 T92 2 T152 2 T243 2
others[6] 108 1 T18 2 T19 2 T125 2
others[7] 126 1 T100 2 T244 2 T391 2
false 7636 1 T1 1 T2 3 T3 5
true 16612 1 T1 1 T2 5 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 94 1 T125 2 T105 2 T153 2
others[1] 88 1 T124 2 T244 2 T238 2
others[2] 94 1 T99 2 T126 2 T127 2
others[3] 98 1 T91 2 T100 2 T152 2
others[4] 86 1 T105 2 T244 2 T241 2
others[5] 106 1 T132 2 T287 2 T205 2
others[6] 98 1 T61 2 T375 2 T145 4
others[7] 84 1 T240 2 T241 2 T212 2
false 6629 1 T1 1 T2 1 T3 3
true 16372 1 T1 1 T2 4 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 110 1 T105 2 T127 2 T61 2
others[1] 80 1 T91 2 T125 2 T291 4
others[2] 122 1 T99 2 T100 2 T61 2
others[3] 88 1 T92 2 T100 2 T106 2
others[4] 82 1 T100 4 T70 2 T317 2
others[5] 94 1 T19 2 T105 4 T140 2
others[6] 106 1 T244 2 T235 2 T240 2
others[7] 118 1 T92 2 T238 2 T153 2
false 7124 1 T1 1 T2 2 T3 5
true 16406 1 T1 1 T2 4 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 22 1 T134 2 T149 2 T20 1
others[1] 12 1 T443 2 T455 2 T378 2
others[2] 17 1 T167 2 T276 2 T456 1
others[3] 23 1 T267 2 T143 2 T457 2
others[4] 10 1 T22 2 T425 2 T458 1
others[5] 15 1 T442 2 T184 2 T119 2
others[6] 15 1 T307 2 T440 2 T155 1
others[7] 13 1 T236 2 T459 2 T460 2
false 11458 1 T1 1 T2 3 T3 5
true 18676 1 T1 1 T2 5 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 62 1 T125 2 T431 2 T295 2
others[1] 74 1 T243 2 T235 2 T433 2
others[2] 62 1 T154 2 T243 2 T393 2
others[3] 70 1 T154 2 T244 2 T267 4
others[4] 58 1 T92 2 T99 2 T244 2
others[5] 70 1 T18 2 T125 2 T180 2
others[6] 54 1 T291 2 T267 4 T432 2
others[7] 76 1 T126 2 T211 2 T213 2
false 8902 1 T1 1 T2 3 T3 5
true 16601 1 T1 1 T2 5 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 7 1 T380 2 T290 1 T446 1
others[1] 17 1 T9 1 T449 2 T98 1
others[2] 9 1 T434 2 T461 2 T456 1
others[3] 18 1 T127 2 T20 1 T93 1
others[4] 14 1 T152 2 T462 2 T456 1
others[5] 10 1 T463 2 T464 2 T465 1
others[6] 12 1 T210 2 T22 1 T452 2
others[7] 12 1 T466 2 T314 1 T97 1
false 11401 1 T1 1 T2 3 T3 5
true 18669 1 T1 1 T2 5 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 98 1 T70 2 T238 2 T210 2
others[1] 90 1 T105 2 T126 2 T466 2
others[2] 84 1 T92 2 T181 2 T391 2
others[3] 102 1 T99 2 T132 2 T127 2
others[4] 82 1 T106 2 T153 2 T295 2
others[5] 98 1 T126 2 T133 2 T213 2
others[6] 88 1 T17 2 T61 2 T237 2
others[7] 88 1 T99 2 T105 4 T104 2
false 7615 1 T1 1 T2 3 T3 5
true 16528 1 T1 1 T2 5 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 18 1 T149 2 T435 2 T467 2
others[1] 12 1 T97 1 T451 2 T468 2
others[2] 14 1 T127 2 T350 2 T378 2
others[3] 8 1 T393 2 T377 2 T157 1
others[4] 9 1 T469 2 T470 2 T454 1
others[5] 10 1 T177 2 T119 2 T462 2
others[6] 15 1 T442 2 T429 2 T471 2
others[7] 14 1 T448 2 T261 2 T377 2
false 11366 1 T1 1 T2 3 T3 5
true 18670 1 T1 1 T2 5 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 42 1 T146 2 T100 2 T152 2
others[1] 40 1 T205 2 T61 2 T430 2
others[2] 32 1 T430 2 T466 2 T381 2
others[3] 40 1 T100 2 T153 4 T167 2
others[4] 56 1 T100 4 T152 2 T70 2
others[5] 38 1 T17 2 T132 2 T133 2
others[6] 30 1 T127 2 T436 2 T437 2
others[7] 50 1 T17 2 T152 2 T210 2
false 9766 1 T1 1 T2 3 T3 5
true 16556 1 T1 1 T2 5 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 84 1 T92 2 T19 2 T100 2
others[1] 84 1 T18 2 T19 2 T125 2
others[2] 94 1 T99 2 T287 2 T212 2
others[3] 104 1 T99 2 T126 2 T127 2
others[4] 114 1 T212 2 T391 2 T142 2
others[5] 78 1 T312 2 T240 2 T210 2
others[6] 118 1 T17 2 T92 2 T19 2
others[7] 120 1 T124 2 T125 2 T126 4
false 6831 1 T1 1 T2 1 T3 4
true 16370 1 T1 1 T2 4 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 104 1 T17 4 T92 2 T312 2
others[1] 100 1 T124 2 T100 2 T127 2
others[2] 102 1 T92 2 T18 2 T240 2
others[3] 72 1 T99 2 T153 2 T375 4
others[4] 106 1 T17 2 T19 2 T126 2
others[5] 96 1 T127 4 T61 2 T153 2
others[6] 86 1 T312 2 T237 2 T265 2
others[7] 102 1 T132 2 T100 2 T205 2
false 6831 1 T1 1 T2 1 T3 4
true 16370 1 T1 1 T2 4 T3 8


Summary for Variable cp_value

CATEGORYEXPECTEDUNCOVEREDCOVEREDPERCENT
User Defined Bins 10 0 10 100.00


User Defined Bins for cp_value

Bins
NAMECOUNTAT LEASTSTATUSTESTCOUNTTESTCOUNTTESTCOUNT
others[0] 88 1 T126 2 T140 2 T244 2
others[1] 108 1 T105 2 T146 2 T244 2
others[2] 86 1 T126 2 T180 2 T106 2
others[3] 78 1 T124 2 T212 2 T267 2
others[4] 106 1 T92 2 T100 2 T240 4
others[5] 114 1 T19 2 T105 2 T132 2
others[6] 106 1 T17 2 T244 2 T61 2
others[7] 112 1 T132 2 T70 2 T238 2
false 6204 1 T1 1 T2 1 T3 5
true 16371 1 T1 1 T2 4 T3 8

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%