Assertions
dashboard | hierarchy | modlist | groups | tests | asserts

Assertions by Category
ASSERTPROPERTIESSEQUENCES
Total1700
Category 01700


Assertions by Severity
ASSERTPROPERTIESSEQUENCES
Total1700
Severity 01700


Summary for Assertions
NUMBERPERCENT
Total Number17100.00
Uncovered317.65
Success1482.35
Failure00.00
Incomplete15.88
Without Attempts15.88


Detail Report for Assertions

Assertions Uncovered:
ASSERTIONSCATEGORYSEVERITYATTEMPTSREAL SUCCESSESFAILURESINCOMPLETESRC
prim_lfsr_tb.gen_duts[24].i_prim_lfsr.gen_ext_seed_sva.ExtDefaultSeedInputCheck_A 00838865610000
prim_lfsr_tb.gen_duts[24].i_prim_lfsr.gen_lockup_mechanism_sva.LfsrLockupCheck_A 00838865610000
prim_lfsr_tb.gen_duts[24].i_prim_lfsr.p_randomize_default_seed.UseDefaultSeedRandomizeCheck_A 000000

Assertions Success:
ASSERTIONSCATEGORYSEVERITYATTEMPTSREAL SUCCESSESFAILURESINCOMPLETESRC
prim_lfsr_tb.gen_duts[24].i_prim_lfsr.CoeffCheck_A 0083886561083886178200
prim_lfsr_tb.gen_duts[24].i_prim_lfsr.DataKnownO_A 0083886561083886178200
prim_lfsr_tb.gen_duts[24].i_prim_lfsr.InputWidth_A 00505000
prim_lfsr_tb.gen_duts[24].i_prim_lfsr.NextStateCheck_A 00838865610838860750050
prim_lfsr_tb.gen_duts[24].i_prim_lfsr.NoLockups_A 0083886561083886075000
prim_lfsr_tb.gen_duts[24].i_prim_lfsr.OutputKnown_A 0083886561083886178200
prim_lfsr_tb.gen_duts[24].i_prim_lfsr.OutputWidth_A 00505000
prim_lfsr_tb.gen_duts[24].i_prim_lfsr.gen_gal_xor.DefaultSeedNzCheck_A 00505000
prim_lfsr_tb.gen_duts[24].i_prim_lfsr.gen_gal_xor.gen_lut.MaxLfsrWidth_A 00505000
prim_lfsr_tb.gen_duts[24].i_prim_lfsr.gen_gal_xor.gen_lut.MinLfsrWidth_A 00505000
prim_lfsr_tb.gen_duts[24].i_prim_lfsr.gen_max_len_sva.MaximalLengthCheck0_A 00838865610108200
prim_lfsr_tb.gen_duts[24].i_prim_lfsr.gen_max_len_sva.MaximalLengthCheck1_A 0083886561083886070000
prim_lfsr_tb.gen_duts[24].i_prim_lfsr.gen_perm_check.p_perm_check.PermutationCheck_A 00505000
prim_lfsr_tb.gen_duts[24].i_prim_lfsr.p_randomize_default_seed.DefaultSeedLocalRandomizeCheck_A 00505000

Assertions Incomplete:
ASSERTIONSCATEGORYSEVERITYATTEMPTSREAL SUCCESSESFAILURESINCOMPLETESRC
prim_lfsr_tb.gen_duts[24].i_prim_lfsr.NextStateCheck_A 00838865610838860750050

Assertions Without Attempts:
ASSERTIONSCATEGORYSEVERITYATTEMPTSREAL SUCCESSESFAILURESINCOMPLETESRC
prim_lfsr_tb.gen_duts[24].i_prim_lfsr.p_randomize_default_seed.UseDefaultSeedRandomizeCheck_A 000000

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%