Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERT
98.31 100.00 96.55 100.00 100.00 95.00


Total tests in report: 200
Tests are in graded order

Scores are accumulated (Total) and incremental (Incr) for each test.

SCORE LINE COND TOGGLE FSM BRANCH ASSERT  
TOTAL INCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRTOTALINCRNAME
87.31 87.31 100.00 100.00 96.55 96.55 100.00 100.00 100.00 100.00 40.00 40.00 /workspace/coverage/prim_lfsr_dw_8_gal/19.prim_lfsr_gal_smoke.56218475373816174300286348448202695113589624141981273692915881111811730420590
95.31 8.00 100.00 0.00 96.55 0.00 100.00 0.00 100.00 0.00 80.00 40.00 /workspace/coverage/prim_lfsr_dw_24_fib/18.prim_lfsr_fib_test.86330360254950695013600956673712993969917154237630454327394830926596974239091
96.81 1.50 100.00 0.00 96.55 0.00 100.00 0.00 100.00 0.00 87.50 7.50 /workspace/coverage/prim_lfsr_dw_24_gal/1.prim_lfsr_gal_test.11514755453086541128240273840389633560826202025369731869587187013092871584718
98.31 1.50 100.00 0.00 96.55 0.00 100.00 0.00 100.00 0.00 95.00 7.50 /workspace/coverage/prim_lfsr_dw_8_fib/17.prim_lfsr_fib_smoke.67075406459728504352781264220467140150528807354294943669603447522044159130345


Tests that do not contribute to grading

Name
/workspace/coverage/prim_lfsr_dw_24_fib/0.prim_lfsr_fib_test.71577536389133012096184037833477312150138679732852603896837753805322206529423
/workspace/coverage/prim_lfsr_dw_24_fib/1.prim_lfsr_fib_test.104987483537354611510210374929803833928708566051760525254207713550094602498047
/workspace/coverage/prim_lfsr_dw_24_fib/10.prim_lfsr_fib_test.96764663665200920277569637503054588240762247615182026762939542831683009192892
/workspace/coverage/prim_lfsr_dw_24_fib/11.prim_lfsr_fib_test.50837852621242823332299400545247609720330675999591325667540649997424204824686
/workspace/coverage/prim_lfsr_dw_24_fib/12.prim_lfsr_fib_test.41247760987657785380244015284847954530205441634285430763902262850805584068629
/workspace/coverage/prim_lfsr_dw_24_fib/13.prim_lfsr_fib_test.40312568886884138663362335101095121292706569148098415813500475783752892735310
/workspace/coverage/prim_lfsr_dw_24_fib/14.prim_lfsr_fib_test.108983050763905528212555404829122995650686749934185249249249037418945429539858
/workspace/coverage/prim_lfsr_dw_24_fib/15.prim_lfsr_fib_test.66617908710156063910332179370015420102860675270464402190575389824248884282756
/workspace/coverage/prim_lfsr_dw_24_fib/16.prim_lfsr_fib_test.45315102691036560603644005818844882235611333430056121715659423290843835109758
/workspace/coverage/prim_lfsr_dw_24_fib/17.prim_lfsr_fib_test.27574245229986112054040458850580586860605371553841322072453022678915985816495
/workspace/coverage/prim_lfsr_dw_24_fib/19.prim_lfsr_fib_test.47767710986825330769217184664211574188203592988392293711722774692209464591234
/workspace/coverage/prim_lfsr_dw_24_fib/2.prim_lfsr_fib_test.115404505273683571752769530987972107432712742091836918199601490628183004881199
/workspace/coverage/prim_lfsr_dw_24_fib/20.prim_lfsr_fib_test.50602956475495472170017695069303985234541928405232178213403106083595687341062
/workspace/coverage/prim_lfsr_dw_24_fib/21.prim_lfsr_fib_test.111559341640508420257499437432223147511334159000124886823118207827849814232483
/workspace/coverage/prim_lfsr_dw_24_fib/22.prim_lfsr_fib_test.56595096674262642559712693235478569497473195226701449120206277192648204560224
/workspace/coverage/prim_lfsr_dw_24_fib/23.prim_lfsr_fib_test.9958421978457826730503165418429772555417804449835180983257112808266439129776
/workspace/coverage/prim_lfsr_dw_24_fib/24.prim_lfsr_fib_test.31555209708876607424393516127353222549972667559707613321630879883611211858028
/workspace/coverage/prim_lfsr_dw_24_fib/25.prim_lfsr_fib_test.26588191482163258606990109380815248610312859330231292480630568773750588765932
/workspace/coverage/prim_lfsr_dw_24_fib/26.prim_lfsr_fib_test.48817582565800103064550994946333091898569791911673297544159305642561179702375
/workspace/coverage/prim_lfsr_dw_24_fib/27.prim_lfsr_fib_test.9263023364849019841468155678821380669682488260557551802809443883222262231297
/workspace/coverage/prim_lfsr_dw_24_fib/28.prim_lfsr_fib_test.3423284300250989841092153951183110977534190414591535692450893989970499173763
/workspace/coverage/prim_lfsr_dw_24_fib/29.prim_lfsr_fib_test.82613907847585808698630342704430004641126861333232910337057057632275910024035
/workspace/coverage/prim_lfsr_dw_24_fib/3.prim_lfsr_fib_test.88996830277463836585449959421242495660142772103178431448447536270699386782048
/workspace/coverage/prim_lfsr_dw_24_fib/30.prim_lfsr_fib_test.110325019938363021701601188211944715083546476882608323297022834340360353123186
/workspace/coverage/prim_lfsr_dw_24_fib/31.prim_lfsr_fib_test.95983090186406728206971364297125039394320606100003100031036369747559153348492
/workspace/coverage/prim_lfsr_dw_24_fib/32.prim_lfsr_fib_test.17056997399333371584412315542380431976235748881365952141847796527401886852549
/workspace/coverage/prim_lfsr_dw_24_fib/33.prim_lfsr_fib_test.6768518637896723896142159500753934287992853236354045789142712777918941486380
/workspace/coverage/prim_lfsr_dw_24_fib/34.prim_lfsr_fib_test.31851563895330512586706800109098512854501432729101589172373531291396411070703
/workspace/coverage/prim_lfsr_dw_24_fib/35.prim_lfsr_fib_test.74540296221385380444756590639203363750211850064598037458800336632972984272734
/workspace/coverage/prim_lfsr_dw_24_fib/36.prim_lfsr_fib_test.106377079122304300347676175534774050449337521445573100447539359054626277773096
/workspace/coverage/prim_lfsr_dw_24_fib/37.prim_lfsr_fib_test.34790380988077365308917579794667783214186961563517929879371705846388916551218
/workspace/coverage/prim_lfsr_dw_24_fib/38.prim_lfsr_fib_test.52706701109769934647174330371829050158331489328093253469284501342965606403908
/workspace/coverage/prim_lfsr_dw_24_fib/39.prim_lfsr_fib_test.103749593545625342813677660061102493258673723053010347127903498188493389515826
/workspace/coverage/prim_lfsr_dw_24_fib/4.prim_lfsr_fib_test.45451887603086379755122709107649673986119648578494697714742821297698557302657
/workspace/coverage/prim_lfsr_dw_24_fib/40.prim_lfsr_fib_test.34755108752878905481959706430421752390861457145860838261507873163875948185433
/workspace/coverage/prim_lfsr_dw_24_fib/41.prim_lfsr_fib_test.22709490967382374955612195996093955938308955319269216340417509155911384269889
/workspace/coverage/prim_lfsr_dw_24_fib/42.prim_lfsr_fib_test.103842071410411319466768928049517419095720104190073672348450876058236598873852
/workspace/coverage/prim_lfsr_dw_24_fib/43.prim_lfsr_fib_test.80853457817131755683870609639669431814211040466281905024842356704279303602146
/workspace/coverage/prim_lfsr_dw_24_fib/44.prim_lfsr_fib_test.54661148491301850765959680676982920102636540922444966782959297728968576583221
/workspace/coverage/prim_lfsr_dw_24_fib/45.prim_lfsr_fib_test.80467039039807248940463973005548596044807888599551372507425020510797845848039
/workspace/coverage/prim_lfsr_dw_24_fib/46.prim_lfsr_fib_test.14328707086634945491887078163715615620130384665212194064815522586549387391034
/workspace/coverage/prim_lfsr_dw_24_fib/47.prim_lfsr_fib_test.76845180046095002044380734099237672326128191556217573031417128636154115173599
/workspace/coverage/prim_lfsr_dw_24_fib/48.prim_lfsr_fib_test.52863903855217424437577944490318216609329879707470203238030172495802601088541
/workspace/coverage/prim_lfsr_dw_24_fib/49.prim_lfsr_fib_test.37083619375702045159571836522620734517083414760707871926019864093718846134402
/workspace/coverage/prim_lfsr_dw_24_fib/5.prim_lfsr_fib_test.10769789593586529889067145623179453351626368425795723163580275209738265893656
/workspace/coverage/prim_lfsr_dw_24_fib/6.prim_lfsr_fib_test.2195648849612190913771123954193947263757544826308402372635732487114628808269
/workspace/coverage/prim_lfsr_dw_24_fib/7.prim_lfsr_fib_test.68054917414579628137335710811943533058148406297740894507076443819044768100844
/workspace/coverage/prim_lfsr_dw_24_fib/8.prim_lfsr_fib_test.108915352536848771011704295230105626087939939777317298552278189989715343365082
/workspace/coverage/prim_lfsr_dw_24_fib/9.prim_lfsr_fib_test.104330103124446325950929027002467496341757368365803295543581245857543326632173
/workspace/coverage/prim_lfsr_dw_24_gal/0.prim_lfsr_gal_test.84997501187691651499800329850637686863433102753766734626278714463744792420131
/workspace/coverage/prim_lfsr_dw_24_gal/10.prim_lfsr_gal_test.35115542171048039260188178349377138174836922576270086121177149512136299974018
/workspace/coverage/prim_lfsr_dw_24_gal/11.prim_lfsr_gal_test.101513335139954016628320523041657286920514428082477787190856916003438697486042
/workspace/coverage/prim_lfsr_dw_24_gal/12.prim_lfsr_gal_test.48989968326949876342720212631156078730880215551359362607702681968912482705992
/workspace/coverage/prim_lfsr_dw_24_gal/13.prim_lfsr_gal_test.25070189926812864115521236961545410693374707854801153785902015178727239411175
/workspace/coverage/prim_lfsr_dw_24_gal/14.prim_lfsr_gal_test.105345058404379055093894688361651569868516245556937654010671106383599621018820
/workspace/coverage/prim_lfsr_dw_24_gal/15.prim_lfsr_gal_test.59306272276111678786090385645327282274046247462946817836277952478939810262042
/workspace/coverage/prim_lfsr_dw_24_gal/16.prim_lfsr_gal_test.17000847145163188609552256539734025835232564895487792646891848759997321640277
/workspace/coverage/prim_lfsr_dw_24_gal/17.prim_lfsr_gal_test.114295169475584882568730620154954603109471482089632257903703578761244130783139
/workspace/coverage/prim_lfsr_dw_24_gal/18.prim_lfsr_gal_test.77455103868277263819006652548668836577763775818880346622265852927937882743438
/workspace/coverage/prim_lfsr_dw_24_gal/19.prim_lfsr_gal_test.79895645313131051082407061716787159178253610164434762712307674171569180473940
/workspace/coverage/prim_lfsr_dw_24_gal/2.prim_lfsr_gal_test.91478829587281370686321780365443447265909384286708850376993873143656310162977
/workspace/coverage/prim_lfsr_dw_24_gal/20.prim_lfsr_gal_test.50955467079486789775048701366211881066353921780400866989085905347826935292040
/workspace/coverage/prim_lfsr_dw_24_gal/21.prim_lfsr_gal_test.69335165828019329846185573348771926538011116264406599837381124768883459559410
/workspace/coverage/prim_lfsr_dw_24_gal/22.prim_lfsr_gal_test.28424143026539037926635216706092804541165555990242893702355343105171387025891
/workspace/coverage/prim_lfsr_dw_24_gal/23.prim_lfsr_gal_test.32857444652229028907428798294877017793614854885270962024905198208494547227391
/workspace/coverage/prim_lfsr_dw_24_gal/24.prim_lfsr_gal_test.58405586890393648368739580579637404935957494868127792101767145543413096005773
/workspace/coverage/prim_lfsr_dw_24_gal/25.prim_lfsr_gal_test.2407988304787466453075830246809947856489751141996221290274327328180065717067
/workspace/coverage/prim_lfsr_dw_24_gal/26.prim_lfsr_gal_test.26700485335196931746563216867161491757482961143961960329608339487620693617635
/workspace/coverage/prim_lfsr_dw_24_gal/27.prim_lfsr_gal_test.32143302284291233388347977483341764965258129494622861716425934272944252664762
/workspace/coverage/prim_lfsr_dw_24_gal/28.prim_lfsr_gal_test.98920742567924518905886232261270450773725561417043135417864135702589456881990
/workspace/coverage/prim_lfsr_dw_24_gal/29.prim_lfsr_gal_test.31632859575376625232399120524188054494466778215241812681798338446612298550863
/workspace/coverage/prim_lfsr_dw_24_gal/3.prim_lfsr_gal_test.56841066922204206822194729814255952907239644742242289552079545276878279681536
/workspace/coverage/prim_lfsr_dw_24_gal/30.prim_lfsr_gal_test.12065891368584930815150102066616888252079834056575891181735139282416768362858
/workspace/coverage/prim_lfsr_dw_24_gal/31.prim_lfsr_gal_test.49127932598861537659913633036757740509879014222438725099699886806763977872735
/workspace/coverage/prim_lfsr_dw_24_gal/32.prim_lfsr_gal_test.37317122655173807112264397686660804509806125773746282372232717812705524207618
/workspace/coverage/prim_lfsr_dw_24_gal/33.prim_lfsr_gal_test.108165803636308848671858170698203237665467692201405677803521444934846614982950
/workspace/coverage/prim_lfsr_dw_24_gal/34.prim_lfsr_gal_test.109318287585049188022027128178681178904252965575768029038457191830775538361413
/workspace/coverage/prim_lfsr_dw_24_gal/35.prim_lfsr_gal_test.51257966592898297754781941988183905945143665865891723179035057272509955549529
/workspace/coverage/prim_lfsr_dw_24_gal/36.prim_lfsr_gal_test.53590163925867893178085237735714988993319939900279765407915981536285096623792
/workspace/coverage/prim_lfsr_dw_24_gal/37.prim_lfsr_gal_test.7677363817884967889360370657228663953196773761801529243574804244254338637675
/workspace/coverage/prim_lfsr_dw_24_gal/38.prim_lfsr_gal_test.26899079881582808161380187049147350178730996683519837822460160789359157194357
/workspace/coverage/prim_lfsr_dw_24_gal/39.prim_lfsr_gal_test.95321605428934922480452426772174055120071116911152598264250729203436139093688
/workspace/coverage/prim_lfsr_dw_24_gal/4.prim_lfsr_gal_test.103167737343412948475369238937655306213643232451891973519535954705566302326608
/workspace/coverage/prim_lfsr_dw_24_gal/40.prim_lfsr_gal_test.13199818563444918644048370123831226406881226402876156060601391292535744483356
/workspace/coverage/prim_lfsr_dw_24_gal/41.prim_lfsr_gal_test.48673165008427292289894091315778268766844674248537070342856058153530933547799
/workspace/coverage/prim_lfsr_dw_24_gal/42.prim_lfsr_gal_test.84273814906590016034695348004501063743695258958773147117478516154874427900851
/workspace/coverage/prim_lfsr_dw_24_gal/43.prim_lfsr_gal_test.112847097922642744915027162223647239641151579967915217360960492786313487559187
/workspace/coverage/prim_lfsr_dw_24_gal/44.prim_lfsr_gal_test.17278286518977706087356554781985352995319172504087021100408218107022322920273
/workspace/coverage/prim_lfsr_dw_24_gal/45.prim_lfsr_gal_test.61254905640977042149883959062659911038390838717838772972688128645371969307528
/workspace/coverage/prim_lfsr_dw_24_gal/46.prim_lfsr_gal_test.41215006671660498914560123748993153558363013703915555477810910950951897296555
/workspace/coverage/prim_lfsr_dw_24_gal/47.prim_lfsr_gal_test.59192031277939511669966001046798185327732485168190304069247797902846758760093
/workspace/coverage/prim_lfsr_dw_24_gal/48.prim_lfsr_gal_test.71333178902674123103627082836958380913065831282259401356263156300318642612238
/workspace/coverage/prim_lfsr_dw_24_gal/49.prim_lfsr_gal_test.68646780835271498799555250334059372772260524787491784310054243729356383029630
/workspace/coverage/prim_lfsr_dw_24_gal/5.prim_lfsr_gal_test.4456238136865351071321233173445194939054287145841005772384949178020025104218
/workspace/coverage/prim_lfsr_dw_24_gal/6.prim_lfsr_gal_test.51287668873889494583271766598849098686994118849228339411984199336964353566367
/workspace/coverage/prim_lfsr_dw_24_gal/7.prim_lfsr_gal_test.51862383137633609744347972642469859783125474607092973776632723650592555407045
/workspace/coverage/prim_lfsr_dw_24_gal/8.prim_lfsr_gal_test.11067086903826261083444698716086809864161621167443411514958853719788094451943
/workspace/coverage/prim_lfsr_dw_24_gal/9.prim_lfsr_gal_test.106706419956759659518592624340797688120192257191109394308306362883499665635618
/workspace/coverage/prim_lfsr_dw_8_fib/0.prim_lfsr_fib_smoke.65160009226507315778510868237702935050685104126480404551499572242480531566151
/workspace/coverage/prim_lfsr_dw_8_fib/1.prim_lfsr_fib_smoke.59821531598126521518129293540468760500331061619160122748580201825885823768678
/workspace/coverage/prim_lfsr_dw_8_fib/10.prim_lfsr_fib_smoke.71034179512967684314465554496781100143480052005471276872471800665264030982518
/workspace/coverage/prim_lfsr_dw_8_fib/11.prim_lfsr_fib_smoke.23361299700519081911096850861304198414224637031631438157261400936916330874086
/workspace/coverage/prim_lfsr_dw_8_fib/12.prim_lfsr_fib_smoke.80144069280237413091298567474205918187221898693318722541139028842033517934634
/workspace/coverage/prim_lfsr_dw_8_fib/13.prim_lfsr_fib_smoke.45665953265266273558408964548003746153644223899017339446893741684347070655050
/workspace/coverage/prim_lfsr_dw_8_fib/14.prim_lfsr_fib_smoke.111556110260376883242820868017979785974910369072743842848483560499068406129951
/workspace/coverage/prim_lfsr_dw_8_fib/15.prim_lfsr_fib_smoke.82376165497900773079657259060678770597675934251592436656946135188025322464061
/workspace/coverage/prim_lfsr_dw_8_fib/16.prim_lfsr_fib_smoke.93421949232422656106833625728125705089196214225952297876181388009004393760163
/workspace/coverage/prim_lfsr_dw_8_fib/18.prim_lfsr_fib_smoke.13940947758582920478224614793752215914880953809725913963413094713812960291997
/workspace/coverage/prim_lfsr_dw_8_fib/19.prim_lfsr_fib_smoke.12902204039116599146010373329422258280773354659020983746923665684036483725864
/workspace/coverage/prim_lfsr_dw_8_fib/2.prim_lfsr_fib_smoke.17668921077991870434201820872205798799172345239828411491205862518479455015275
/workspace/coverage/prim_lfsr_dw_8_fib/20.prim_lfsr_fib_smoke.56786325260853048997913398821221234629081822022784425310983894294441375176579
/workspace/coverage/prim_lfsr_dw_8_fib/21.prim_lfsr_fib_smoke.37237712006912616995362948276476978655268615488047832150451564175962398076051
/workspace/coverage/prim_lfsr_dw_8_fib/22.prim_lfsr_fib_smoke.112713598097624338862806732044800483701334865785933867976888397812849015981742
/workspace/coverage/prim_lfsr_dw_8_fib/23.prim_lfsr_fib_smoke.5337069677791041805712474829704493597996412960303837521564590116306844156276
/workspace/coverage/prim_lfsr_dw_8_fib/24.prim_lfsr_fib_smoke.10411275750079559535203784969072736968050764971133301058187546322769107877916
/workspace/coverage/prim_lfsr_dw_8_fib/25.prim_lfsr_fib_smoke.31927658151518919221664054529889281248513133268643547808404159513734906022232
/workspace/coverage/prim_lfsr_dw_8_fib/26.prim_lfsr_fib_smoke.78304770221945823933579436064076519077144258780644368765752422696231309333140
/workspace/coverage/prim_lfsr_dw_8_fib/27.prim_lfsr_fib_smoke.56771072286227149411083230961759226687818692769874859013046488302004325224549
/workspace/coverage/prim_lfsr_dw_8_fib/28.prim_lfsr_fib_smoke.36443679234673218856638290264371356754732533469793365446085524769200285746863
/workspace/coverage/prim_lfsr_dw_8_fib/29.prim_lfsr_fib_smoke.90427400107630020708007280707274595259315359786034802527569691503094264043515
/workspace/coverage/prim_lfsr_dw_8_fib/3.prim_lfsr_fib_smoke.20536537240079645270950333017891992077265640548638447008705643911613888831122
/workspace/coverage/prim_lfsr_dw_8_fib/30.prim_lfsr_fib_smoke.59716952734264497544345903357400878911704586884588084785141486655003813996823
/workspace/coverage/prim_lfsr_dw_8_fib/31.prim_lfsr_fib_smoke.16693093190640149324443880292669145382902484852447937454482289750525026696362
/workspace/coverage/prim_lfsr_dw_8_fib/32.prim_lfsr_fib_smoke.96017933904603161064029600447971392657198055818642404629843573154360002997343
/workspace/coverage/prim_lfsr_dw_8_fib/33.prim_lfsr_fib_smoke.98799542887420570169002608987577442692997793067928729320430388048809206453208
/workspace/coverage/prim_lfsr_dw_8_fib/34.prim_lfsr_fib_smoke.81855339746447762029383918140913455284939860429169118780932340898500479152189
/workspace/coverage/prim_lfsr_dw_8_fib/35.prim_lfsr_fib_smoke.35195385525696787695843934555931627036388852691293577805337074395168238358027
/workspace/coverage/prim_lfsr_dw_8_fib/36.prim_lfsr_fib_smoke.98540014361949894347240920963824744134845926136684860167949370214160889320840
/workspace/coverage/prim_lfsr_dw_8_fib/37.prim_lfsr_fib_smoke.25966413533745263090365049342539998261624316000456323683372289319231254776318
/workspace/coverage/prim_lfsr_dw_8_fib/38.prim_lfsr_fib_smoke.13282806267510201613928852077611453753175508495279076892490860114156572586042
/workspace/coverage/prim_lfsr_dw_8_fib/39.prim_lfsr_fib_smoke.86057155275266687059190988007479977895204515366343338508342357533899659825899
/workspace/coverage/prim_lfsr_dw_8_fib/4.prim_lfsr_fib_smoke.54036301551482274637063317127133291206215805125402544074133329573132665122404
/workspace/coverage/prim_lfsr_dw_8_fib/40.prim_lfsr_fib_smoke.100902425509471675530174263711324925147085722265805799069259795053385569689874
/workspace/coverage/prim_lfsr_dw_8_fib/41.prim_lfsr_fib_smoke.20427077795710121789880142207659936597612119159564813221295136004668013960962
/workspace/coverage/prim_lfsr_dw_8_fib/42.prim_lfsr_fib_smoke.68250480040953951696527670577023095118986495140282229771352780018242333443999
/workspace/coverage/prim_lfsr_dw_8_fib/43.prim_lfsr_fib_smoke.57702228534292028239823925256689752482610559392753435264244325874580023949299
/workspace/coverage/prim_lfsr_dw_8_fib/44.prim_lfsr_fib_smoke.72288589196233657469422991104099895009175201464539749383857924734731260399860
/workspace/coverage/prim_lfsr_dw_8_fib/45.prim_lfsr_fib_smoke.52759533194443869407022355380214407103864256954667232537856129449402901445615
/workspace/coverage/prim_lfsr_dw_8_fib/46.prim_lfsr_fib_smoke.93606572461736309270201187810487909568709874084130994061212920548473389396562
/workspace/coverage/prim_lfsr_dw_8_fib/47.prim_lfsr_fib_smoke.47961043982559800739618899811602596868932521236245221164647315609954960917427
/workspace/coverage/prim_lfsr_dw_8_fib/48.prim_lfsr_fib_smoke.79819444594947502328052396165243484600433395658583642722134619785446949877509
/workspace/coverage/prim_lfsr_dw_8_fib/49.prim_lfsr_fib_smoke.80323045546336738771138964996498355708495630692297298560885672872689734784064
/workspace/coverage/prim_lfsr_dw_8_fib/5.prim_lfsr_fib_smoke.104058480601107822114784214058826910736939923282408869360283419139657794582877
/workspace/coverage/prim_lfsr_dw_8_fib/6.prim_lfsr_fib_smoke.108591481300877684614873243608732084230673531490540316317307271052659511395743
/workspace/coverage/prim_lfsr_dw_8_fib/7.prim_lfsr_fib_smoke.47120369781128716818855084186675520233408539124817205271980125410047593173233
/workspace/coverage/prim_lfsr_dw_8_fib/8.prim_lfsr_fib_smoke.38065955109670994896602115239226980083805331193299571258588954535956365853740
/workspace/coverage/prim_lfsr_dw_8_fib/9.prim_lfsr_fib_smoke.83661359376787894246966081484063403747923894218441364650269002206784688392146
/workspace/coverage/prim_lfsr_dw_8_gal/0.prim_lfsr_gal_smoke.83922117418166286736323729498910821259257051567077171690221203585058114247871
/workspace/coverage/prim_lfsr_dw_8_gal/1.prim_lfsr_gal_smoke.111638669413271473456448362497111791000586605390330475441982597591471012891041
/workspace/coverage/prim_lfsr_dw_8_gal/10.prim_lfsr_gal_smoke.114872004798088567329429615530394442140177426016331251462607250067355760344990
/workspace/coverage/prim_lfsr_dw_8_gal/11.prim_lfsr_gal_smoke.61957189800263430091938245626117452688747364630418585892570555164828984198783
/workspace/coverage/prim_lfsr_dw_8_gal/12.prim_lfsr_gal_smoke.94037138918102125688693055171463101823354906058098142120395313950523252442549
/workspace/coverage/prim_lfsr_dw_8_gal/13.prim_lfsr_gal_smoke.82295641646004141207305967854669422130091859954959667126239549230642071389864
/workspace/coverage/prim_lfsr_dw_8_gal/14.prim_lfsr_gal_smoke.40809463442156526436058846615590652997302660435605047126387529027407096259019
/workspace/coverage/prim_lfsr_dw_8_gal/15.prim_lfsr_gal_smoke.92142244883613746151089679527951214863739690125860393051903169731430508992190
/workspace/coverage/prim_lfsr_dw_8_gal/16.prim_lfsr_gal_smoke.67233980795591142503496617067576328595683118447241148144087528973825418983248
/workspace/coverage/prim_lfsr_dw_8_gal/17.prim_lfsr_gal_smoke.104027983425145379331568432936413707874439733968391175244998144294231696860634
/workspace/coverage/prim_lfsr_dw_8_gal/18.prim_lfsr_gal_smoke.89693298713519505090019002747547605921123159727880853399370673311631854044552
/workspace/coverage/prim_lfsr_dw_8_gal/2.prim_lfsr_gal_smoke.19255030084657466960274626041504839103810194290213956615769735440505525511797
/workspace/coverage/prim_lfsr_dw_8_gal/20.prim_lfsr_gal_smoke.103208999114905219305205308990185809232247152745384217555271926757100903432840
/workspace/coverage/prim_lfsr_dw_8_gal/21.prim_lfsr_gal_smoke.53994817457019147222464286262388099965380519679550887326156739445771816185973
/workspace/coverage/prim_lfsr_dw_8_gal/22.prim_lfsr_gal_smoke.10543788633942326794889828278760314368480840629057906151294267726867677926863
/workspace/coverage/prim_lfsr_dw_8_gal/23.prim_lfsr_gal_smoke.16112013358610722632181726107164082991774793237095777390558786535765712634914
/workspace/coverage/prim_lfsr_dw_8_gal/24.prim_lfsr_gal_smoke.60646703234845575208410071396820981123590672241740964058991448613655311306847
/workspace/coverage/prim_lfsr_dw_8_gal/25.prim_lfsr_gal_smoke.58201729651995967559940310393653483900099951261220507267428005264172980287738
/workspace/coverage/prim_lfsr_dw_8_gal/26.prim_lfsr_gal_smoke.4587364475091666955320587520393365384083069180440885200291218907546105461243
/workspace/coverage/prim_lfsr_dw_8_gal/27.prim_lfsr_gal_smoke.16967980862669170229592012852775639022187066842233297218162845628490568764133
/workspace/coverage/prim_lfsr_dw_8_gal/28.prim_lfsr_gal_smoke.428410566981452853563933924531132594744954650686455495998710383727932518995
/workspace/coverage/prim_lfsr_dw_8_gal/29.prim_lfsr_gal_smoke.43384500758412893678886933505204588817225596661115234209784384846135262654092
/workspace/coverage/prim_lfsr_dw_8_gal/3.prim_lfsr_gal_smoke.16375476947699710632009894986524663097574020519457136234691083781418389971290
/workspace/coverage/prim_lfsr_dw_8_gal/30.prim_lfsr_gal_smoke.46641500047348016262986152467924657186124356487663465458527252771960155108616
/workspace/coverage/prim_lfsr_dw_8_gal/31.prim_lfsr_gal_smoke.59616992874922932776709335439124845991829941157781105813345382101608999017583
/workspace/coverage/prim_lfsr_dw_8_gal/32.prim_lfsr_gal_smoke.4693878362546387218929173916991449777399971930862074677464392558610971337304
/workspace/coverage/prim_lfsr_dw_8_gal/33.prim_lfsr_gal_smoke.102958610338796513246300162301023595420196287493962876023774705973670219693860
/workspace/coverage/prim_lfsr_dw_8_gal/34.prim_lfsr_gal_smoke.46004080106130170832850509351305454187964817232133508633189812571470233107783
/workspace/coverage/prim_lfsr_dw_8_gal/35.prim_lfsr_gal_smoke.71016462259381908096684323657086170303112603798331237586378573390349028130628
/workspace/coverage/prim_lfsr_dw_8_gal/36.prim_lfsr_gal_smoke.50571875739633994914645294724807504153996255953591740138398506000394193745262
/workspace/coverage/prim_lfsr_dw_8_gal/37.prim_lfsr_gal_smoke.87507844659890590424181788338280038119425212975682029000781451458798674880251
/workspace/coverage/prim_lfsr_dw_8_gal/38.prim_lfsr_gal_smoke.88369627278683121204771802538031078605822690834646753048871932816869854747513
/workspace/coverage/prim_lfsr_dw_8_gal/39.prim_lfsr_gal_smoke.91154726317752104047699977091640205626133579811573616959666685928863890948055
/workspace/coverage/prim_lfsr_dw_8_gal/4.prim_lfsr_gal_smoke.87235156617494697487317576917987532705909101594961171364346142393904711034853
/workspace/coverage/prim_lfsr_dw_8_gal/40.prim_lfsr_gal_smoke.26232740240142585253474124393063131695071297416662429927380693478761568790072
/workspace/coverage/prim_lfsr_dw_8_gal/41.prim_lfsr_gal_smoke.72201295588205883539603722106873907801144657449416238659100078079024153035976
/workspace/coverage/prim_lfsr_dw_8_gal/42.prim_lfsr_gal_smoke.89439531257620969822980238305436383733722472332383691020412281389933113994845
/workspace/coverage/prim_lfsr_dw_8_gal/43.prim_lfsr_gal_smoke.26592023580728461100270267968921461742534832350871021547300192251544086214735
/workspace/coverage/prim_lfsr_dw_8_gal/44.prim_lfsr_gal_smoke.11396948525419221751255603205737914601415600496470503482397821055297443707179
/workspace/coverage/prim_lfsr_dw_8_gal/45.prim_lfsr_gal_smoke.41378033667997827090166347406321478862758553424900311298253246062993081751447
/workspace/coverage/prim_lfsr_dw_8_gal/46.prim_lfsr_gal_smoke.36187700447718255840207635896580881725917436611694062389881207149347089211098
/workspace/coverage/prim_lfsr_dw_8_gal/47.prim_lfsr_gal_smoke.7847598289574093912460184708164677310601900262606849437520147298923711641281
/workspace/coverage/prim_lfsr_dw_8_gal/48.prim_lfsr_gal_smoke.93207631216826729919966743522809635291857283771229751841533659979296757583718
/workspace/coverage/prim_lfsr_dw_8_gal/49.prim_lfsr_gal_smoke.98909033772744493978549457605523855794255797433811819920888796201857911957250
/workspace/coverage/prim_lfsr_dw_8_gal/5.prim_lfsr_gal_smoke.77483305857668983423907757297862639012028934352185438877446236343261619297912
/workspace/coverage/prim_lfsr_dw_8_gal/6.prim_lfsr_gal_smoke.76880722266283576547086685939760900993443362607393606314801656085468505632560
/workspace/coverage/prim_lfsr_dw_8_gal/7.prim_lfsr_gal_smoke.107494619197137603400537059416216278703118509250842612755366434820451075866291
/workspace/coverage/prim_lfsr_dw_8_gal/8.prim_lfsr_gal_smoke.101365755268108173708457650233869199744957098733595126122543933832874958375833
/workspace/coverage/prim_lfsr_dw_8_gal/9.prim_lfsr_gal_smoke.106226383865583357349888500627279302580583466099927197720527323399291861244422




Total test records in report: 200
tests.html | tests1.html | tests2.html | tests3.html

TEST NOTEST LOCATIONTEST NAMESTATUSSTARTEDFINISHEDSIMULATION TIME
T1 /workspace/coverage/prim_lfsr_dw_8_gal/5.prim_lfsr_gal_smoke.77483305857668983423907757297862639012028934352185438877446236343261619297912 Nov 22 12:27:04 PM PST 23 Nov 22 12:27:18 PM PST 23 1468330000 ps
T2 /workspace/coverage/prim_lfsr_dw_8_gal/4.prim_lfsr_gal_smoke.87235156617494697487317576917987532705909101594961171364346142393904711034853 Nov 22 12:26:51 PM PST 23 Nov 22 12:27:01 PM PST 23 1468330000 ps
T3 /workspace/coverage/prim_lfsr_dw_8_gal/22.prim_lfsr_gal_smoke.10543788633942326794889828278760314368480840629057906151294267726867677926863 Nov 22 12:26:18 PM PST 23 Nov 22 12:26:29 PM PST 23 1468330000 ps
T7 /workspace/coverage/prim_lfsr_dw_8_gal/35.prim_lfsr_gal_smoke.71016462259381908096684323657086170303112603798331237586378573390349028130628 Nov 22 12:27:03 PM PST 23 Nov 22 12:27:20 PM PST 23 1468330000 ps
T8 /workspace/coverage/prim_lfsr_dw_8_gal/19.prim_lfsr_gal_smoke.56218475373816174300286348448202695113589624141981273692915881111811730420590 Nov 22 12:26:16 PM PST 23 Nov 22 12:26:27 PM PST 23 1468330000 ps
T9 /workspace/coverage/prim_lfsr_dw_8_gal/39.prim_lfsr_gal_smoke.91154726317752104047699977091640205626133579811573616959666685928863890948055 Nov 22 12:27:02 PM PST 23 Nov 22 12:27:19 PM PST 23 1468330000 ps
T10 /workspace/coverage/prim_lfsr_dw_8_gal/31.prim_lfsr_gal_smoke.59616992874922932776709335439124845991829941157781105813345382101608999017583 Nov 22 12:27:03 PM PST 23 Nov 22 12:27:19 PM PST 23 1468330000 ps
T11 /workspace/coverage/prim_lfsr_dw_8_gal/9.prim_lfsr_gal_smoke.106226383865583357349888500627279302580583466099927197720527323399291861244422 Nov 22 12:26:14 PM PST 23 Nov 22 12:26:23 PM PST 23 1468330000 ps
T12 /workspace/coverage/prim_lfsr_dw_8_gal/32.prim_lfsr_gal_smoke.4693878362546387218929173916991449777399971930862074677464392558610971337304 Nov 22 12:27:03 PM PST 23 Nov 22 12:27:19 PM PST 23 1468330000 ps
T13 /workspace/coverage/prim_lfsr_dw_8_gal/29.prim_lfsr_gal_smoke.43384500758412893678886933505204588817225596661115234209784384846135262654092 Nov 22 12:26:50 PM PST 23 Nov 22 12:26:59 PM PST 23 1468330000 ps
T41 /workspace/coverage/prim_lfsr_dw_8_gal/15.prim_lfsr_gal_smoke.92142244883613746151089679527951214863739690125860393051903169731430508992190 Nov 22 12:26:48 PM PST 23 Nov 22 12:26:57 PM PST 23 1468330000 ps
T42 /workspace/coverage/prim_lfsr_dw_8_gal/26.prim_lfsr_gal_smoke.4587364475091666955320587520393365384083069180440885200291218907546105461243 Nov 22 12:26:58 PM PST 23 Nov 22 12:27:13 PM PST 23 1468330000 ps
T43 /workspace/coverage/prim_lfsr_dw_8_gal/41.prim_lfsr_gal_smoke.72201295588205883539603722106873907801144657449416238659100078079024153035976 Nov 22 12:26:30 PM PST 23 Nov 22 12:26:38 PM PST 23 1468330000 ps
T44 /workspace/coverage/prim_lfsr_dw_8_gal/47.prim_lfsr_gal_smoke.7847598289574093912460184708164677310601900262606849437520147298923711641281 Nov 22 12:26:48 PM PST 23 Nov 22 12:26:57 PM PST 23 1468330000 ps
T45 /workspace/coverage/prim_lfsr_dw_8_gal/12.prim_lfsr_gal_smoke.94037138918102125688693055171463101823354906058098142120395313950523252442549 Nov 22 12:26:17 PM PST 23 Nov 22 12:26:27 PM PST 23 1468330000 ps
T46 /workspace/coverage/prim_lfsr_dw_8_gal/20.prim_lfsr_gal_smoke.103208999114905219305205308990185809232247152745384217555271926757100903432840 Nov 22 12:26:43 PM PST 23 Nov 22 12:26:51 PM PST 23 1468330000 ps
T47 /workspace/coverage/prim_lfsr_dw_8_gal/34.prim_lfsr_gal_smoke.46004080106130170832850509351305454187964817232133508633189812571470233107783 Nov 22 12:27:03 PM PST 23 Nov 22 12:27:19 PM PST 23 1468330000 ps
T48 /workspace/coverage/prim_lfsr_dw_8_gal/14.prim_lfsr_gal_smoke.40809463442156526436058846615590652997302660435605047126387529027407096259019 Nov 22 12:25:59 PM PST 23 Nov 22 12:26:08 PM PST 23 1468330000 ps
T49 /workspace/coverage/prim_lfsr_dw_8_gal/11.prim_lfsr_gal_smoke.61957189800263430091938245626117452688747364630418585892570555164828984198783 Nov 22 12:26:51 PM PST 23 Nov 22 12:27:00 PM PST 23 1468330000 ps
T50 /workspace/coverage/prim_lfsr_dw_8_gal/8.prim_lfsr_gal_smoke.101365755268108173708457650233869199744957098733595126122543933832874958375833 Nov 22 12:26:17 PM PST 23 Nov 22 12:26:28 PM PST 23 1468330000 ps
T51 /workspace/coverage/prim_lfsr_dw_8_gal/45.prim_lfsr_gal_smoke.41378033667997827090166347406321478862758553424900311298253246062993081751447 Nov 22 12:25:16 PM PST 23 Nov 22 12:25:24 PM PST 23 1468330000 ps
T52 /workspace/coverage/prim_lfsr_dw_8_gal/6.prim_lfsr_gal_smoke.76880722266283576547086685939760900993443362607393606314801656085468505632560 Nov 22 12:25:59 PM PST 23 Nov 22 12:26:08 PM PST 23 1468330000 ps
T53 /workspace/coverage/prim_lfsr_dw_8_gal/46.prim_lfsr_gal_smoke.36187700447718255840207635896580881725917436611694062389881207149347089211098 Nov 22 12:26:45 PM PST 23 Nov 22 12:26:55 PM PST 23 1468330000 ps
T54 /workspace/coverage/prim_lfsr_dw_8_gal/3.prim_lfsr_gal_smoke.16375476947699710632009894986524663097574020519457136234691083781418389971290 Nov 22 12:25:14 PM PST 23 Nov 22 12:25:24 PM PST 23 1468330000 ps
T55 /workspace/coverage/prim_lfsr_dw_8_gal/13.prim_lfsr_gal_smoke.82295641646004141207305967854669422130091859954959667126239549230642071389864 Nov 22 12:27:29 PM PST 23 Nov 22 12:27:46 PM PST 23 1468330000 ps
T56 /workspace/coverage/prim_lfsr_dw_8_gal/24.prim_lfsr_gal_smoke.60646703234845575208410071396820981123590672241740964058991448613655311306847 Nov 22 12:25:14 PM PST 23 Nov 22 12:25:24 PM PST 23 1468330000 ps
T57 /workspace/coverage/prim_lfsr_dw_8_gal/30.prim_lfsr_gal_smoke.46641500047348016262986152467924657186124356487663465458527252771960155108616 Nov 22 12:26:51 PM PST 23 Nov 22 12:27:00 PM PST 23 1468330000 ps
T58 /workspace/coverage/prim_lfsr_dw_8_gal/27.prim_lfsr_gal_smoke.16967980862669170229592012852775639022187066842233297218162845628490568764133 Nov 22 12:26:50 PM PST 23 Nov 22 12:26:59 PM PST 23 1468330000 ps
T59 /workspace/coverage/prim_lfsr_dw_8_gal/43.prim_lfsr_gal_smoke.26592023580728461100270267968921461742534832350871021547300192251544086214735 Nov 22 12:27:08 PM PST 23 Nov 22 12:27:22 PM PST 23 1468330000 ps
T60 /workspace/coverage/prim_lfsr_dw_8_gal/28.prim_lfsr_gal_smoke.428410566981452853563933924531132594744954650686455495998710383727932518995 Nov 22 12:26:59 PM PST 23 Nov 22 12:27:14 PM PST 23 1468330000 ps
T61 /workspace/coverage/prim_lfsr_dw_8_gal/40.prim_lfsr_gal_smoke.26232740240142585253474124393063131695071297416662429927380693478761568790072 Nov 22 12:26:17 PM PST 23 Nov 22 12:26:27 PM PST 23 1468330000 ps
T62 /workspace/coverage/prim_lfsr_dw_8_gal/23.prim_lfsr_gal_smoke.16112013358610722632181726107164082991774793237095777390558786535765712634914 Nov 22 12:26:52 PM PST 23 Nov 22 12:27:00 PM PST 23 1468330000 ps
T63 /workspace/coverage/prim_lfsr_dw_8_gal/7.prim_lfsr_gal_smoke.107494619197137603400537059416216278703118509250842612755366434820451075866291 Nov 22 12:25:27 PM PST 23 Nov 22 12:25:35 PM PST 23 1468330000 ps
T64 /workspace/coverage/prim_lfsr_dw_8_gal/25.prim_lfsr_gal_smoke.58201729651995967559940310393653483900099951261220507267428005264172980287738 Nov 22 12:26:51 PM PST 23 Nov 22 12:27:01 PM PST 23 1468330000 ps
T65 /workspace/coverage/prim_lfsr_dw_8_gal/18.prim_lfsr_gal_smoke.89693298713519505090019002747547605921123159727880853399370673311631854044552 Nov 22 12:26:49 PM PST 23 Nov 22 12:26:58 PM PST 23 1468330000 ps
T66 /workspace/coverage/prim_lfsr_dw_8_gal/16.prim_lfsr_gal_smoke.67233980795591142503496617067576328595683118447241148144087528973825418983248 Nov 22 12:26:16 PM PST 23 Nov 22 12:26:27 PM PST 23 1468330000 ps
T67 /workspace/coverage/prim_lfsr_dw_8_gal/36.prim_lfsr_gal_smoke.50571875739633994914645294724807504153996255953591740138398506000394193745262 Nov 22 12:26:10 PM PST 23 Nov 22 12:26:17 PM PST 23 1468330000 ps
T68 /workspace/coverage/prim_lfsr_dw_8_gal/21.prim_lfsr_gal_smoke.53994817457019147222464286262388099965380519679550887326156739445771816185973 Nov 22 12:26:49 PM PST 23 Nov 22 12:26:59 PM PST 23 1468330000 ps
T69 /workspace/coverage/prim_lfsr_dw_8_gal/48.prim_lfsr_gal_smoke.93207631216826729919966743522809635291857283771229751841533659979296757583718 Nov 22 12:27:03 PM PST 23 Nov 22 12:27:19 PM PST 23 1468330000 ps
T70 /workspace/coverage/prim_lfsr_dw_8_gal/44.prim_lfsr_gal_smoke.11396948525419221751255603205737914601415600496470503482397821055297443707179 Nov 22 12:27:09 PM PST 23 Nov 22 12:27:22 PM PST 23 1468330000 ps
T71 /workspace/coverage/prim_lfsr_dw_8_gal/49.prim_lfsr_gal_smoke.98909033772744493978549457605523855794255797433811819920888796201857911957250 Nov 22 12:26:51 PM PST 23 Nov 22 12:27:01 PM PST 23 1468330000 ps
T72 /workspace/coverage/prim_lfsr_dw_8_gal/10.prim_lfsr_gal_smoke.114872004798088567329429615530394442140177426016331251462607250067355760344990 Nov 22 12:27:08 PM PST 23 Nov 22 12:27:21 PM PST 23 1468330000 ps
T73 /workspace/coverage/prim_lfsr_dw_8_gal/17.prim_lfsr_gal_smoke.104027983425145379331568432936413707874439733968391175244998144294231696860634 Nov 22 12:26:18 PM PST 23 Nov 22 12:26:29 PM PST 23 1468330000 ps
T74 /workspace/coverage/prim_lfsr_dw_8_gal/2.prim_lfsr_gal_smoke.19255030084657466960274626041504839103810194290213956615769735440505525511797 Nov 22 12:26:17 PM PST 23 Nov 22 12:26:28 PM PST 23 1468330000 ps
T75 /workspace/coverage/prim_lfsr_dw_8_gal/42.prim_lfsr_gal_smoke.89439531257620969822980238305436383733722472332383691020412281389933113994845 Nov 22 12:27:03 PM PST 23 Nov 22 12:27:19 PM PST 23 1468330000 ps
T76 /workspace/coverage/prim_lfsr_dw_8_gal/38.prim_lfsr_gal_smoke.88369627278683121204771802538031078605822690834646753048871932816869854747513 Nov 22 12:26:15 PM PST 23 Nov 22 12:26:25 PM PST 23 1468330000 ps
T77 /workspace/coverage/prim_lfsr_dw_8_gal/1.prim_lfsr_gal_smoke.111638669413271473456448362497111791000586605390330475441982597591471012891041 Nov 22 12:26:49 PM PST 23 Nov 22 12:26:58 PM PST 23 1468330000 ps
T78 /workspace/coverage/prim_lfsr_dw_8_gal/0.prim_lfsr_gal_smoke.83922117418166286736323729498910821259257051567077171690221203585058114247871 Nov 22 12:26:51 PM PST 23 Nov 22 12:26:59 PM PST 23 1468330000 ps
T79 /workspace/coverage/prim_lfsr_dw_8_gal/33.prim_lfsr_gal_smoke.102958610338796513246300162301023595420196287493962876023774705973670219693860 Nov 22 12:27:08 PM PST 23 Nov 22 12:27:21 PM PST 23 1468330000 ps
T80 /workspace/coverage/prim_lfsr_dw_8_gal/37.prim_lfsr_gal_smoke.87507844659890590424181788338280038119425212975682029000781451458798674880251 Nov 22 12:26:30 PM PST 23 Nov 22 12:26:38 PM PST 23 1468330000 ps
T4 /workspace/coverage/prim_lfsr_dw_8_fib/40.prim_lfsr_fib_smoke.100902425509471675530174263711324925147085722265805799069259795053385569689874 Nov 22 12:21:07 PM PST 23 Nov 22 12:21:18 PM PST 23 1468330000 ps
T5 /workspace/coverage/prim_lfsr_dw_8_fib/17.prim_lfsr_fib_smoke.67075406459728504352781264220467140150528807354294943669603447522044159130345 Nov 22 12:20:48 PM PST 23 Nov 22 12:20:57 PM PST 23 1468330000 ps
T6 /workspace/coverage/prim_lfsr_dw_8_fib/23.prim_lfsr_fib_smoke.5337069677791041805712474829704493597996412960303837521564590116306844156276 Nov 22 12:20:07 PM PST 23 Nov 22 12:20:19 PM PST 23 1468330000 ps
T24 /workspace/coverage/prim_lfsr_dw_8_fib/45.prim_lfsr_fib_smoke.52759533194443869407022355380214407103864256954667232537856129449402901445615 Nov 22 12:20:01 PM PST 23 Nov 22 12:20:11 PM PST 23 1468330000 ps
T25 /workspace/coverage/prim_lfsr_dw_8_fib/48.prim_lfsr_fib_smoke.79819444594947502328052396165243484600433395658583642722134619785446949877509 Nov 22 12:21:07 PM PST 23 Nov 22 12:21:19 PM PST 23 1468330000 ps
T26 /workspace/coverage/prim_lfsr_dw_8_fib/35.prim_lfsr_fib_smoke.35195385525696787695843934555931627036388852691293577805337074395168238358027 Nov 22 12:20:09 PM PST 23 Nov 22 12:20:17 PM PST 23 1468330000 ps
T27 /workspace/coverage/prim_lfsr_dw_8_fib/36.prim_lfsr_fib_smoke.98540014361949894347240920963824744134845926136684860167949370214160889320840 Nov 22 12:20:36 PM PST 23 Nov 22 12:20:46 PM PST 23 1468330000 ps
T28 /workspace/coverage/prim_lfsr_dw_8_fib/18.prim_lfsr_fib_smoke.13940947758582920478224614793752215914880953809725913963413094713812960291997 Nov 22 12:20:07 PM PST 23 Nov 22 12:20:20 PM PST 23 1468330000 ps
T29 /workspace/coverage/prim_lfsr_dw_8_fib/49.prim_lfsr_fib_smoke.80323045546336738771138964996498355708495630692297298560885672872689734784064 Nov 22 12:20:35 PM PST 23 Nov 22 12:20:45 PM PST 23 1468330000 ps
T30 /workspace/coverage/prim_lfsr_dw_8_fib/2.prim_lfsr_fib_smoke.17668921077991870434201820872205798799172345239828411491205862518479455015275 Nov 22 12:20:07 PM PST 23 Nov 22 12:20:19 PM PST 23 1468330000 ps
T81 /workspace/coverage/prim_lfsr_dw_8_fib/24.prim_lfsr_fib_smoke.10411275750079559535203784969072736968050764971133301058187546322769107877916 Nov 22 12:20:07 PM PST 23 Nov 22 12:20:20 PM PST 23 1468330000 ps
T82 /workspace/coverage/prim_lfsr_dw_8_fib/7.prim_lfsr_fib_smoke.47120369781128716818855084186675520233408539124817205271980125410047593173233 Nov 22 12:20:42 PM PST 23 Nov 22 12:20:53 PM PST 23 1468330000 ps
T83 /workspace/coverage/prim_lfsr_dw_8_fib/32.prim_lfsr_fib_smoke.96017933904603161064029600447971392657198055818642404629843573154360002997343 Nov 22 12:20:22 PM PST 23 Nov 22 12:20:32 PM PST 23 1468330000 ps
T84 /workspace/coverage/prim_lfsr_dw_8_fib/47.prim_lfsr_fib_smoke.47961043982559800739618899811602596868932521236245221164647315609954960917427 Nov 22 12:20:35 PM PST 23 Nov 22 12:20:44 PM PST 23 1468330000 ps
T85 /workspace/coverage/prim_lfsr_dw_8_fib/13.prim_lfsr_fib_smoke.45665953265266273558408964548003746153644223899017339446893741684347070655050 Nov 22 12:20:42 PM PST 23 Nov 22 12:20:53 PM PST 23 1468330000 ps
T86 /workspace/coverage/prim_lfsr_dw_8_fib/19.prim_lfsr_fib_smoke.12902204039116599146010373329422258280773354659020983746923665684036483725864 Nov 22 12:20:42 PM PST 23 Nov 22 12:20:53 PM PST 23 1468330000 ps
T87 /workspace/coverage/prim_lfsr_dw_8_fib/0.prim_lfsr_fib_smoke.65160009226507315778510868237702935050685104126480404551499572242480531566151 Nov 22 12:20:42 PM PST 23 Nov 22 12:20:53 PM PST 23 1468330000 ps
T88 /workspace/coverage/prim_lfsr_dw_8_fib/20.prim_lfsr_fib_smoke.56786325260853048997913398821221234629081822022784425310983894294441375176579 Nov 22 12:20:03 PM PST 23 Nov 22 12:20:13 PM PST 23 1468330000 ps
T89 /workspace/coverage/prim_lfsr_dw_8_fib/25.prim_lfsr_fib_smoke.31927658151518919221664054529889281248513133268643547808404159513734906022232 Nov 22 12:21:07 PM PST 23 Nov 22 12:21:18 PM PST 23 1468330000 ps
T90 /workspace/coverage/prim_lfsr_dw_8_fib/21.prim_lfsr_fib_smoke.37237712006912616995362948276476978655268615488047832150451564175962398076051 Nov 22 12:20:43 PM PST 23 Nov 22 12:20:53 PM PST 23 1468330000 ps
T91 /workspace/coverage/prim_lfsr_dw_8_fib/5.prim_lfsr_fib_smoke.104058480601107822114784214058826910736939923282408869360283419139657794582877 Nov 22 12:19:54 PM PST 23 Nov 22 12:20:05 PM PST 23 1468330000 ps
T92 /workspace/coverage/prim_lfsr_dw_8_fib/11.prim_lfsr_fib_smoke.23361299700519081911096850861304198414224637031631438157261400936916330874086 Nov 22 12:20:08 PM PST 23 Nov 22 12:20:19 PM PST 23 1468330000 ps
T93 /workspace/coverage/prim_lfsr_dw_8_fib/34.prim_lfsr_fib_smoke.81855339746447762029383918140913455284939860429169118780932340898500479152189 Nov 22 12:20:04 PM PST 23 Nov 22 12:20:13 PM PST 23 1468330000 ps
T94 /workspace/coverage/prim_lfsr_dw_8_fib/26.prim_lfsr_fib_smoke.78304770221945823933579436064076519077144258780644368765752422696231309333140 Nov 22 12:20:34 PM PST 23 Nov 22 12:20:43 PM PST 23 1468330000 ps
T95 /workspace/coverage/prim_lfsr_dw_8_fib/46.prim_lfsr_fib_smoke.93606572461736309270201187810487909568709874084130994061212920548473389396562 Nov 22 12:20:01 PM PST 23 Nov 22 12:20:11 PM PST 23 1468330000 ps
T96 /workspace/coverage/prim_lfsr_dw_8_fib/6.prim_lfsr_fib_smoke.108591481300877684614873243608732084230673531490540316317307271052659511395743 Nov 22 12:20:07 PM PST 23 Nov 22 12:20:20 PM PST 23 1468330000 ps
T97 /workspace/coverage/prim_lfsr_dw_8_fib/15.prim_lfsr_fib_smoke.82376165497900773079657259060678770597675934251592436656946135188025322464061 Nov 22 12:20:42 PM PST 23 Nov 22 12:20:53 PM PST 23 1468330000 ps
T98 /workspace/coverage/prim_lfsr_dw_8_fib/9.prim_lfsr_fib_smoke.83661359376787894246966081484063403747923894218441364650269002206784688392146 Nov 22 12:20:07 PM PST 23 Nov 22 12:20:19 PM PST 23 1468330000 ps
T99 /workspace/coverage/prim_lfsr_dw_8_fib/27.prim_lfsr_fib_smoke.56771072286227149411083230961759226687818692769874859013046488302004325224549 Nov 22 12:21:07 PM PST 23 Nov 22 12:21:19 PM PST 23 1468330000 ps
T100 /workspace/coverage/prim_lfsr_dw_8_fib/12.prim_lfsr_fib_smoke.80144069280237413091298567474205918187221898693318722541139028842033517934634 Nov 22 12:20:42 PM PST 23 Nov 22 12:20:53 PM PST 23 1468330000 ps
T101 /workspace/coverage/prim_lfsr_dw_8_fib/28.prim_lfsr_fib_smoke.36443679234673218856638290264371356754732533469793365446085524769200285746863 Nov 22 12:19:59 PM PST 23 Nov 22 12:20:08 PM PST 23 1468330000 ps
T102 /workspace/coverage/prim_lfsr_dw_8_fib/38.prim_lfsr_fib_smoke.13282806267510201613928852077611453753175508495279076892490860114156572586042 Nov 22 12:20:29 PM PST 23 Nov 22 12:20:39 PM PST 23 1468330000 ps
T103 /workspace/coverage/prim_lfsr_dw_8_fib/29.prim_lfsr_fib_smoke.90427400107630020708007280707274595259315359786034802527569691503094264043515 Nov 22 12:21:07 PM PST 23 Nov 22 12:21:18 PM PST 23 1468330000 ps
T104 /workspace/coverage/prim_lfsr_dw_8_fib/10.prim_lfsr_fib_smoke.71034179512967684314465554496781100143480052005471276872471800665264030982518 Nov 22 12:20:03 PM PST 23 Nov 22 12:20:12 PM PST 23 1468330000 ps
T105 /workspace/coverage/prim_lfsr_dw_8_fib/8.prim_lfsr_fib_smoke.38065955109670994896602115239226980083805331193299571258588954535956365853740 Nov 22 12:20:58 PM PST 23 Nov 22 12:21:06 PM PST 23 1468330000 ps
T106 /workspace/coverage/prim_lfsr_dw_8_fib/33.prim_lfsr_fib_smoke.98799542887420570169002608987577442692997793067928729320430388048809206453208 Nov 22 12:21:07 PM PST 23 Nov 22 12:21:19 PM PST 23 1468330000 ps
T107 /workspace/coverage/prim_lfsr_dw_8_fib/30.prim_lfsr_fib_smoke.59716952734264497544345903357400878911704586884588084785141486655003813996823 Nov 22 12:20:29 PM PST 23 Nov 22 12:20:39 PM PST 23 1468330000 ps
T108 /workspace/coverage/prim_lfsr_dw_8_fib/22.prim_lfsr_fib_smoke.112713598097624338862806732044800483701334865785933867976888397812849015981742 Nov 22 12:20:07 PM PST 23 Nov 22 12:20:20 PM PST 23 1468330000 ps
T109 /workspace/coverage/prim_lfsr_dw_8_fib/39.prim_lfsr_fib_smoke.86057155275266687059190988007479977895204515366343338508342357533899659825899 Nov 22 12:20:09 PM PST 23 Nov 22 12:20:17 PM PST 23 1468330000 ps
T110 /workspace/coverage/prim_lfsr_dw_8_fib/31.prim_lfsr_fib_smoke.16693093190640149324443880292669145382902484852447937454482289750525026696362 Nov 22 12:20:34 PM PST 23 Nov 22 12:20:43 PM PST 23 1468330000 ps
T111 /workspace/coverage/prim_lfsr_dw_8_fib/1.prim_lfsr_fib_smoke.59821531598126521518129293540468760500331061619160122748580201825885823768678 Nov 22 12:19:54 PM PST 23 Nov 22 12:20:05 PM PST 23 1468330000 ps
T112 /workspace/coverage/prim_lfsr_dw_8_fib/3.prim_lfsr_fib_smoke.20536537240079645270950333017891992077265640548638447008705643911613888831122 Nov 22 12:19:55 PM PST 23 Nov 22 12:20:05 PM PST 23 1468330000 ps
T113 /workspace/coverage/prim_lfsr_dw_8_fib/41.prim_lfsr_fib_smoke.20427077795710121789880142207659936597612119159564813221295136004668013960962 Nov 22 12:21:07 PM PST 23 Nov 22 12:21:19 PM PST 23 1468330000 ps
T114 /workspace/coverage/prim_lfsr_dw_8_fib/37.prim_lfsr_fib_smoke.25966413533745263090365049342539998261624316000456323683372289319231254776318 Nov 22 12:20:49 PM PST 23 Nov 22 12:20:57 PM PST 23 1468330000 ps
T115 /workspace/coverage/prim_lfsr_dw_8_fib/16.prim_lfsr_fib_smoke.93421949232422656106833625728125705089196214225952297876181388009004393760163 Nov 22 12:20:44 PM PST 23 Nov 22 12:20:54 PM PST 23 1468330000 ps
T116 /workspace/coverage/prim_lfsr_dw_8_fib/44.prim_lfsr_fib_smoke.72288589196233657469422991104099895009175201464539749383857924734731260399860 Nov 22 12:21:07 PM PST 23 Nov 22 12:21:19 PM PST 23 1468330000 ps
T117 /workspace/coverage/prim_lfsr_dw_8_fib/42.prim_lfsr_fib_smoke.68250480040953951696527670577023095118986495140282229771352780018242333443999 Nov 22 12:20:29 PM PST 23 Nov 22 12:20:39 PM PST 23 1468330000 ps
T118 /workspace/coverage/prim_lfsr_dw_8_fib/14.prim_lfsr_fib_smoke.111556110260376883242820868017979785974910369072743842848483560499068406129951 Nov 22 12:20:42 PM PST 23 Nov 22 12:20:53 PM PST 23 1468330000 ps
T119 /workspace/coverage/prim_lfsr_dw_8_fib/43.prim_lfsr_fib_smoke.57702228534292028239823925256689752482610559392753435264244325874580023949299 Nov 22 12:20:31 PM PST 23 Nov 22 12:20:41 PM PST 23 1468330000 ps
T120 /workspace/coverage/prim_lfsr_dw_8_fib/4.prim_lfsr_fib_smoke.54036301551482274637063317127133291206215805125402544074133329573132665122404 Nov 22 12:20:03 PM PST 23 Nov 22 12:20:13 PM PST 23 1468330000 ps
T14 /workspace/coverage/prim_lfsr_dw_24_fib/8.prim_lfsr_fib_test.108915352536848771011704295230105626087939939777317298552278189989715343365082 Nov 22 12:20:46 PM PST 23 Nov 22 12:48:50 PM PST 23 336352070000 ps
T15 /workspace/coverage/prim_lfsr_dw_24_fib/36.prim_lfsr_fib_test.106377079122304300347676175534774050449337521445573100447539359054626277773096 Nov 22 12:20:21 PM PST 23 Nov 22 12:57:58 PM PST 23 336352070000 ps
T16 /workspace/coverage/prim_lfsr_dw_24_fib/47.prim_lfsr_fib_test.76845180046095002044380734099237672326128191556217573031417128636154115173599 Nov 22 12:25:40 PM PST 23 Nov 22 01:02:59 PM PST 23 336352070000 ps
T17 /workspace/coverage/prim_lfsr_dw_24_fib/4.prim_lfsr_fib_test.45451887603086379755122709107649673986119648578494697714742821297698557302657 Nov 22 12:21:07 PM PST 23 Nov 22 12:52:46 PM PST 23 336352070000 ps
T18 /workspace/coverage/prim_lfsr_dw_24_fib/18.prim_lfsr_fib_test.86330360254950695013600956673712993969917154237630454327394830926596974239091 Nov 22 12:20:15 PM PST 23 Nov 22 01:00:44 PM PST 23 336352070000 ps
T19 /workspace/coverage/prim_lfsr_dw_24_fib/45.prim_lfsr_fib_test.80467039039807248940463973005548596044807888599551372507425020510797845848039 Nov 22 12:20:18 PM PST 23 Nov 22 12:50:52 PM PST 23 336352070000 ps
T20 /workspace/coverage/prim_lfsr_dw_24_fib/5.prim_lfsr_fib_test.10769789593586529889067145623179453351626368425795723163580275209738265893656 Nov 22 12:20:42 PM PST 23 Nov 22 12:48:35 PM PST 23 336352070000 ps
T21 /workspace/coverage/prim_lfsr_dw_24_fib/28.prim_lfsr_fib_test.3423284300250989841092153951183110977534190414591535692450893989970499173763 Nov 22 12:20:16 PM PST 23 Nov 22 12:55:53 PM PST 23 336352070000 ps
T22 /workspace/coverage/prim_lfsr_dw_24_fib/43.prim_lfsr_fib_test.80853457817131755683870609639669431814211040466281905024842356704279303602146 Nov 22 12:20:24 PM PST 23 Nov 22 12:59:02 PM PST 23 336352070000 ps
T23 /workspace/coverage/prim_lfsr_dw_24_fib/25.prim_lfsr_fib_test.26588191482163258606990109380815248610312859330231292480630568773750588765932 Nov 22 12:20:45 PM PST 23 Nov 22 12:48:30 PM PST 23 336352070000 ps
T121 /workspace/coverage/prim_lfsr_dw_24_fib/49.prim_lfsr_fib_test.37083619375702045159571836522620734517083414760707871926019864093718846134402 Nov 22 12:20:33 PM PST 23 Nov 22 12:56:57 PM PST 23 336352070000 ps
T122 /workspace/coverage/prim_lfsr_dw_24_fib/11.prim_lfsr_fib_test.50837852621242823332299400545247609720330675999591325667540649997424204824686 Nov 22 12:20:44 PM PST 23 Nov 22 12:48:23 PM PST 23 336352070000 ps
T123 /workspace/coverage/prim_lfsr_dw_24_fib/14.prim_lfsr_fib_test.108983050763905528212555404829122995650686749934185249249249037418945429539858 Nov 22 12:20:46 PM PST 23 Nov 22 12:48:59 PM PST 23 336352070000 ps
T124 /workspace/coverage/prim_lfsr_dw_24_fib/34.prim_lfsr_fib_test.31851563895330512586706800109098512854501432729101589172373531291396411070703 Nov 22 12:20:21 PM PST 23 Nov 22 12:57:32 PM PST 23 336352070000 ps
T125 /workspace/coverage/prim_lfsr_dw_24_fib/44.prim_lfsr_fib_test.54661148491301850765959680676982920102636540922444966782959297728968576583221 Nov 22 12:20:16 PM PST 23 Nov 22 12:55:52 PM PST 23 336352070000 ps
T126 /workspace/coverage/prim_lfsr_dw_24_fib/3.prim_lfsr_fib_test.88996830277463836585449959421242495660142772103178431448447536270699386782048 Nov 22 12:20:46 PM PST 23 Nov 22 12:48:23 PM PST 23 336352070000 ps
T127 /workspace/coverage/prim_lfsr_dw_24_fib/46.prim_lfsr_fib_test.14328707086634945491887078163715615620130384665212194064815522586549387391034 Nov 22 12:20:31 PM PST 23 Nov 22 12:51:06 PM PST 23 336352070000 ps
T128 /workspace/coverage/prim_lfsr_dw_24_fib/31.prim_lfsr_fib_test.95983090186406728206971364297125039394320606100003100031036369747559153348492 Nov 22 12:20:46 PM PST 23 Nov 22 12:48:30 PM PST 23 336352070000 ps
T129 /workspace/coverage/prim_lfsr_dw_24_fib/23.prim_lfsr_fib_test.9958421978457826730503165418429772555417804449835180983257112808266439129776 Nov 22 12:20:21 PM PST 23 Nov 22 12:52:00 PM PST 23 336352070000 ps
T130 /workspace/coverage/prim_lfsr_dw_24_fib/22.prim_lfsr_fib_test.56595096674262642559712693235478569497473195226701449120206277192648204560224 Nov 22 12:20:21 PM PST 23 Nov 22 12:51:27 PM PST 23 336352070000 ps
T131 /workspace/coverage/prim_lfsr_dw_24_fib/6.prim_lfsr_fib_test.2195648849612190913771123954193947263757544826308402372635732487114628808269 Nov 22 12:20:29 PM PST 23 Nov 22 12:48:11 PM PST 23 336352070000 ps
T132 /workspace/coverage/prim_lfsr_dw_24_fib/38.prim_lfsr_fib_test.52706701109769934647174330371829050158331489328093253469284501342965606403908 Nov 22 12:26:54 PM PST 23 Nov 22 12:50:29 PM PST 23 336352070000 ps
T133 /workspace/coverage/prim_lfsr_dw_24_fib/20.prim_lfsr_fib_test.50602956475495472170017695069303985234541928405232178213403106083595687341062 Nov 22 12:20:50 PM PST 23 Nov 22 12:56:23 PM PST 23 336352070000 ps
T134 /workspace/coverage/prim_lfsr_dw_24_fib/7.prim_lfsr_fib_test.68054917414579628137335710811943533058148406297740894507076443819044768100844 Nov 22 12:20:04 PM PST 23 Nov 22 12:51:18 PM PST 23 336352070000 ps
T135 /workspace/coverage/prim_lfsr_dw_24_fib/13.prim_lfsr_fib_test.40312568886884138663362335101095121292706569148098415813500475783752892735310 Nov 22 12:20:20 PM PST 23 Nov 22 12:51:50 PM PST 23 336352070000 ps
T136 /workspace/coverage/prim_lfsr_dw_24_fib/9.prim_lfsr_fib_test.104330103124446325950929027002467496341757368365803295543581245857543326632173 Nov 22 12:21:07 PM PST 23 Nov 22 12:52:44 PM PST 23 336352070000 ps
T137 /workspace/coverage/prim_lfsr_dw_24_fib/42.prim_lfsr_fib_test.103842071410411319466768928049517419095720104190073672348450876058236598873852 Nov 22 12:20:31 PM PST 23 Nov 22 12:51:38 PM PST 23 336352070000 ps
T138 /workspace/coverage/prim_lfsr_dw_24_fib/17.prim_lfsr_fib_test.27574245229986112054040458850580586860605371553841322072453022678915985816495 Nov 22 12:20:31 PM PST 23 Nov 22 12:51:16 PM PST 23 336352070000 ps
T139 /workspace/coverage/prim_lfsr_dw_24_fib/32.prim_lfsr_fib_test.17056997399333371584412315542380431976235748881365952141847796527401886852549 Nov 22 12:20:26 PM PST 23 Nov 22 12:52:16 PM PST 23 336352070000 ps
T140 /workspace/coverage/prim_lfsr_dw_24_fib/21.prim_lfsr_fib_test.111559341640508420257499437432223147511334159000124886823118207827849814232483 Nov 22 12:20:49 PM PST 23 Nov 22 12:49:03 PM PST 23 336352070000 ps
T141 /workspace/coverage/prim_lfsr_dw_24_fib/37.prim_lfsr_fib_test.34790380988077365308917579794667783214186961563517929879371705846388916551218 Nov 22 12:20:25 PM PST 23 Nov 22 12:52:09 PM PST 23 336352070000 ps
T142 /workspace/coverage/prim_lfsr_dw_24_fib/24.prim_lfsr_fib_test.31555209708876607424393516127353222549972667559707613321630879883611211858028 Nov 22 12:20:49 PM PST 23 Nov 22 12:56:29 PM PST 23 336352070000 ps
T143 /workspace/coverage/prim_lfsr_dw_24_fib/16.prim_lfsr_fib_test.45315102691036560603644005818844882235611333430056121715659423290843835109758 Nov 22 12:20:31 PM PST 23 Nov 22 12:50:58 PM PST 23 336352070000 ps
T144 /workspace/coverage/prim_lfsr_dw_24_fib/48.prim_lfsr_fib_test.52863903855217424437577944490318216609329879707470203238030172495802601088541 Nov 22 12:20:29 PM PST 23 Nov 22 12:53:39 PM PST 23 336352070000 ps
T145 /workspace/coverage/prim_lfsr_dw_24_fib/15.prim_lfsr_fib_test.66617908710156063910332179370015420102860675270464402190575389824248884282756 Nov 22 12:20:51 PM PST 23 Nov 22 12:56:21 PM PST 23 336352070000 ps
T146 /workspace/coverage/prim_lfsr_dw_24_fib/41.prim_lfsr_fib_test.22709490967382374955612195996093955938308955319269216340417509155911384269889 Nov 22 12:26:54 PM PST 23 Nov 22 01:01:51 PM PST 23 336352070000 ps
T147 /workspace/coverage/prim_lfsr_dw_24_fib/26.prim_lfsr_fib_test.48817582565800103064550994946333091898569791911673297544159305642561179702375 Nov 22 12:20:46 PM PST 23 Nov 22 12:48:24 PM PST 23 336352070000 ps
T148 /workspace/coverage/prim_lfsr_dw_24_fib/0.prim_lfsr_fib_test.71577536389133012096184037833477312150138679732852603896837753805322206529423 Nov 22 12:20:29 PM PST 23 Nov 22 12:48:05 PM PST 23 336352070000 ps
T149 /workspace/coverage/prim_lfsr_dw_24_fib/10.prim_lfsr_fib_test.96764663665200920277569637503054588240762247615182026762939542831683009192892 Nov 22 12:20:09 PM PST 23 Nov 22 12:50:03 PM PST 23 336352070000 ps
T150 /workspace/coverage/prim_lfsr_dw_24_fib/19.prim_lfsr_fib_test.47767710986825330769217184664211574188203592988392293711722774692209464591234 Nov 22 12:20:19 PM PST 23 Nov 22 12:58:25 PM PST 23 336352070000 ps
T151 /workspace/coverage/prim_lfsr_dw_24_fib/35.prim_lfsr_fib_test.74540296221385380444756590639203363750211850064598037458800336632972984272734 Nov 22 12:20:49 PM PST 23 Nov 22 12:56:31 PM PST 23 336352070000 ps
T152 /workspace/coverage/prim_lfsr_dw_24_fib/30.prim_lfsr_fib_test.110325019938363021701601188211944715083546476882608323297022834340360353123186 Nov 22 12:20:50 PM PST 23 Nov 22 12:49:05 PM PST 23 336352070000 ps
T153 /workspace/coverage/prim_lfsr_dw_24_fib/33.prim_lfsr_fib_test.6768518637896723896142159500753934287992853236354045789142712777918941486380 Nov 22 12:25:58 PM PST 23 Nov 22 12:48:29 PM PST 23 336352070000 ps
T154 /workspace/coverage/prim_lfsr_dw_24_fib/39.prim_lfsr_fib_test.103749593545625342813677660061102493258673723053010347127903498188493389515826 Nov 22 12:20:45 PM PST 23 Nov 22 12:59:06 PM PST 23 336352070000 ps
T155 /workspace/coverage/prim_lfsr_dw_24_fib/1.prim_lfsr_fib_test.104987483537354611510210374929803833928708566051760525254207713550094602498047 Nov 22 12:20:04 PM PST 23 Nov 22 12:51:12 PM PST 23 336352070000 ps
T156 /workspace/coverage/prim_lfsr_dw_24_fib/2.prim_lfsr_fib_test.115404505273683571752769530987972107432712742091836918199601490628183004881199 Nov 22 12:21:07 PM PST 23 Nov 22 12:52:44 PM PST 23 336352070000 ps
T157 /workspace/coverage/prim_lfsr_dw_24_fib/40.prim_lfsr_fib_test.34755108752878905481959706430421752390861457145860838261507873163875948185433 Nov 22 12:20:20 PM PST 23 Nov 22 12:58:09 PM PST 23 336352070000 ps
T158 /workspace/coverage/prim_lfsr_dw_24_fib/29.prim_lfsr_fib_test.82613907847585808698630342704430004641126861333232910337057057632275910024035 Nov 22 12:20:15 PM PST 23 Nov 22 01:00:50 PM PST 23 336352070000 ps
T159 /workspace/coverage/prim_lfsr_dw_24_fib/27.prim_lfsr_fib_test.9263023364849019841468155678821380669682488260557551802809443883222262231297 Nov 22 12:20:40 PM PST 23 Nov 22 12:59:26 PM PST 23 336352070000 ps
T160 /workspace/coverage/prim_lfsr_dw_24_fib/12.prim_lfsr_fib_test.41247760987657785380244015284847954530205441634285430763902262850805584068629 Nov 22 12:20:19 PM PST 23 Nov 22 12:58:07 PM PST 23 336352070000 ps
T31 /workspace/coverage/prim_lfsr_dw_24_gal/13.prim_lfsr_gal_test.25070189926812864115521236961545410693374707854801153785902015178727239411175 Nov 22 12:20:47 PM PST 23 Nov 22 12:59:22 PM PST 23 336352070000 ps
T32 /workspace/coverage/prim_lfsr_dw_24_gal/16.prim_lfsr_gal_test.17000847145163188609552256539734025835232564895487792646891848759997321640277 Nov 22 12:20:59 PM PST 23 Nov 22 01:00:35 PM PST 23 336352070000 ps
T33 /workspace/coverage/prim_lfsr_dw_24_gal/29.prim_lfsr_gal_test.31632859575376625232399120524188054494466778215241812681798338446612298550863 Nov 22 12:20:29 PM PST 23 Nov 22 12:53:38 PM PST 23 336352070000 ps
T34 /workspace/coverage/prim_lfsr_dw_24_gal/45.prim_lfsr_gal_test.61254905640977042149883959062659911038390838717838772972688128645371969307528 Nov 22 12:20:49 PM PST 23 Nov 22 12:56:53 PM PST 23 336352070000 ps
T35 /workspace/coverage/prim_lfsr_dw_24_gal/1.prim_lfsr_gal_test.11514755453086541128240273840389633560826202025369731869587187013092871584718 Nov 22 12:20:23 PM PST 23 Nov 22 12:51:44 PM PST 23 336352070000 ps
T36 /workspace/coverage/prim_lfsr_dw_24_gal/17.prim_lfsr_gal_test.114295169475584882568730620154954603109471482089632257903703578761244130783139 Nov 22 12:20:37 PM PST 23 Nov 22 01:01:26 PM PST 23 336352070000 ps
T37 /workspace/coverage/prim_lfsr_dw_24_gal/35.prim_lfsr_gal_test.51257966592898297754781941988183905945143665865891723179035057272509955549529 Nov 22 12:26:17 PM PST 23 Nov 22 12:48:28 PM PST 23 336352070000 ps
T38 /workspace/coverage/prim_lfsr_dw_24_gal/14.prim_lfsr_gal_test.105345058404379055093894688361651569868516245556937654010671106383599621018820 Nov 22 12:20:29 PM PST 23 Nov 22 12:53:37 PM PST 23 336352070000 ps
T39 /workspace/coverage/prim_lfsr_dw_24_gal/22.prim_lfsr_gal_test.28424143026539037926635216706092804541165555990242893702355343105171387025891 Nov 22 12:20:46 PM PST 23 Nov 22 12:59:43 PM PST 23 336352070000 ps
T40 /workspace/coverage/prim_lfsr_dw_24_gal/32.prim_lfsr_gal_test.37317122655173807112264397686660804509806125773746282372232717812705524207618 Nov 22 12:26:13 PM PST 23 Nov 22 12:46:46 PM PST 23 336352070000 ps
T161 /workspace/coverage/prim_lfsr_dw_24_gal/34.prim_lfsr_gal_test.109318287585049188022027128178681178904252965575768029038457191830775538361413 Nov 22 12:20:30 PM PST 23 Nov 22 12:53:37 PM PST 23 336352070000 ps
T162 /workspace/coverage/prim_lfsr_dw_24_gal/21.prim_lfsr_gal_test.69335165828019329846185573348771926538011116264406599837381124768883459559410 Nov 22 12:20:59 PM PST 23 Nov 22 12:59:33 PM PST 23 336352070000 ps
T163 /workspace/coverage/prim_lfsr_dw_24_gal/31.prim_lfsr_gal_test.49127932598861537659913633036757740509879014222438725099699886806763977872735 Nov 22 12:21:24 PM PST 23 Nov 22 12:57:30 PM PST 23 336352070000 ps
T164 /workspace/coverage/prim_lfsr_dw_24_gal/10.prim_lfsr_gal_test.35115542171048039260188178349377138174836922576270086121177149512136299974018 Nov 22 12:20:29 PM PST 23 Nov 22 12:53:35 PM PST 23 336352070000 ps
T165 /workspace/coverage/prim_lfsr_dw_24_gal/38.prim_lfsr_gal_test.26899079881582808161380187049147350178730996683519837822460160789359157194357 Nov 22 12:20:49 PM PST 23 Nov 22 12:48:16 PM PST 23 336352070000 ps
T166 /workspace/coverage/prim_lfsr_dw_24_gal/30.prim_lfsr_gal_test.12065891368584930815150102066616888252079834056575891181735139282416768362858 Nov 22 12:20:43 PM PST 23 Nov 22 12:59:49 PM PST 23 336352070000 ps
T167 /workspace/coverage/prim_lfsr_dw_24_gal/36.prim_lfsr_gal_test.53590163925867893178085237735714988993319939900279765407915981536285096623792 Nov 22 12:27:47 PM PST 23 Nov 22 12:52:06 PM PST 23 336352070000 ps
T168 /workspace/coverage/prim_lfsr_dw_24_gal/46.prim_lfsr_gal_test.41215006671660498914560123748993153558363013703915555477810910950951897296555 Nov 22 12:26:57 PM PST 23 Nov 22 12:52:00 PM PST 23 336352070000 ps
T169 /workspace/coverage/prim_lfsr_dw_24_gal/18.prim_lfsr_gal_test.77455103868277263819006652548668836577763775818880346622265852927937882743438 Nov 22 12:20:26 PM PST 23 Nov 22 01:00:16 PM PST 23 336352070000 ps
T170 /workspace/coverage/prim_lfsr_dw_24_gal/49.prim_lfsr_gal_test.68646780835271498799555250334059372772260524787491784310054243729356383029630 Nov 22 12:20:35 PM PST 23 Nov 22 12:57:34 PM PST 23 336352070000 ps
T171 /workspace/coverage/prim_lfsr_dw_24_gal/43.prim_lfsr_gal_test.112847097922642744915027162223647239641151579967915217360960492786313487559187 Nov 22 12:21:24 PM PST 23 Nov 22 12:57:33 PM PST 23 336352070000 ps
T172 /workspace/coverage/prim_lfsr_dw_24_gal/33.prim_lfsr_gal_test.108165803636308848671858170698203237665467692201405677803521444934846614982950 Nov 22 12:20:28 PM PST 23 Nov 22 12:53:29 PM PST 23 336352070000 ps
T173 /workspace/coverage/prim_lfsr_dw_24_gal/41.prim_lfsr_gal_test.48673165008427292289894091315778268766844674248537070342856058153530933547799 Nov 22 12:21:24 PM PST 23 Nov 22 12:57:39 PM PST 23 336352070000 ps
T174 /workspace/coverage/prim_lfsr_dw_24_gal/8.prim_lfsr_gal_test.11067086903826261083444698716086809864161621167443411514958853719788094451943 Nov 22 12:27:45 PM PST 23 Nov 22 12:51:37 PM PST 23 336352070000 ps
T175 /workspace/coverage/prim_lfsr_dw_24_gal/25.prim_lfsr_gal_test.2407988304787466453075830246809947856489751141996221290274327328180065717067 Nov 22 12:25:50 PM PST 23 Nov 22 01:02:38 PM PST 23 336352070000 ps
T176 /workspace/coverage/prim_lfsr_dw_24_gal/40.prim_lfsr_gal_test.13199818563444918644048370123831226406881226402876156060601391292535744483356 Nov 22 12:20:43 PM PST 23 Nov 22 12:59:39 PM PST 23 336352070000 ps
T177 /workspace/coverage/prim_lfsr_dw_24_gal/3.prim_lfsr_gal_test.56841066922204206822194729814255952907239644742242289552079545276878279681536 Nov 22 12:26:07 PM PST 23 Nov 22 12:50:52 PM PST 23 336352070000 ps
T178 /workspace/coverage/prim_lfsr_dw_24_gal/44.prim_lfsr_gal_test.17278286518977706087356554781985352995319172504087021100408218107022322920273 Nov 22 12:20:26 PM PST 23 Nov 22 01:00:14 PM PST 23 336352070000 ps
T179 /workspace/coverage/prim_lfsr_dw_24_gal/6.prim_lfsr_gal_test.51287668873889494583271766598849098686994118849228339411984199336964353566367 Nov 22 12:20:29 PM PST 23 Nov 22 12:53:43 PM PST 23 336352070000 ps
T180 /workspace/coverage/prim_lfsr_dw_24_gal/28.prim_lfsr_gal_test.98920742567924518905886232261270450773725561417043135417864135702589456881990 Nov 22 12:20:30 PM PST 23 Nov 22 12:53:42 PM PST 23 336352070000 ps
T181 /workspace/coverage/prim_lfsr_dw_24_gal/7.prim_lfsr_gal_test.51862383137633609744347972642469859783125474607092973776632723650592555407045 Nov 22 12:20:29 PM PST 23 Nov 22 12:53:39 PM PST 23 336352070000 ps
T182 /workspace/coverage/prim_lfsr_dw_24_gal/5.prim_lfsr_gal_test.4456238136865351071321233173445194939054287145841005772384949178020025104218 Nov 22 12:27:45 PM PST 23 Nov 22 12:51:38 PM PST 23 336352070000 ps
T183 /workspace/coverage/prim_lfsr_dw_24_gal/48.prim_lfsr_gal_test.71333178902674123103627082836958380913065831282259401356263156300318642612238 Nov 22 12:20:49 PM PST 23 Nov 22 12:48:47 PM PST 23 336352070000 ps
T184 /workspace/coverage/prim_lfsr_dw_24_gal/2.prim_lfsr_gal_test.91478829587281370686321780365443447265909384286708850376993873143656310162977 Nov 22 12:20:17 PM PST 23 Nov 22 01:00:58 PM PST 23 336352070000 ps
T185 /workspace/coverage/prim_lfsr_dw_24_gal/42.prim_lfsr_gal_test.84273814906590016034695348004501063743695258958773147117478516154874427900851 Nov 22 12:20:37 PM PST 23 Nov 22 01:01:26 PM PST 23 336352070000 ps
T186 /workspace/coverage/prim_lfsr_dw_24_gal/19.prim_lfsr_gal_test.79895645313131051082407061716787159178253610164434762712307674171569180473940 Nov 22 12:26:01 PM PST 23 Nov 22 12:50:34 PM PST 23 336352070000 ps
T187 /workspace/coverage/prim_lfsr_dw_24_gal/39.prim_lfsr_gal_test.95321605428934922480452426772174055120071116911152598264250729203436139093688 Nov 22 12:27:47 PM PST 23 Nov 22 12:52:30 PM PST 23 336352070000 ps
T188 /workspace/coverage/prim_lfsr_dw_24_gal/27.prim_lfsr_gal_test.32143302284291233388347977483341764965258129494622861716425934272944252664762 Nov 22 12:20:33 PM PST 23 Nov 22 12:57:20 PM PST 23 336352070000 ps
T189 /workspace/coverage/prim_lfsr_dw_24_gal/11.prim_lfsr_gal_test.101513335139954016628320523041657286920514428082477787190856916003438697486042 Nov 22 12:20:29 PM PST 23 Nov 22 12:53:43 PM PST 23 336352070000 ps
T190 /workspace/coverage/prim_lfsr_dw_24_gal/47.prim_lfsr_gal_test.59192031277939511669966001046798185327732485168190304069247797902846758760093 Nov 22 12:20:49 PM PST 23 Nov 22 12:49:04 PM PST 23 336352070000 ps
T191 /workspace/coverage/prim_lfsr_dw_24_gal/4.prim_lfsr_gal_test.103167737343412948475369238937655306213643232451891973519535954705566302326608 Nov 22 12:20:45 PM PST 23 Nov 22 01:00:05 PM PST 23 336352070000 ps
T192 /workspace/coverage/prim_lfsr_dw_24_gal/9.prim_lfsr_gal_test.106706419956759659518592624340797688120192257191109394308306362883499665635618 Nov 22 12:21:39 PM PST 23 Nov 22 12:49:05 PM PST 23 336352070000 ps
T193 /workspace/coverage/prim_lfsr_dw_24_gal/15.prim_lfsr_gal_test.59306272276111678786090385645327282274046247462946817836277952478939810262042 Nov 22 12:20:17 PM PST 23 Nov 22 01:00:45 PM PST 23 336352070000 ps
T194 /workspace/coverage/prim_lfsr_dw_24_gal/26.prim_lfsr_gal_test.26700485335196931746563216867161491757482961143961960329608339487620693617635 Nov 22 12:26:57 PM PST 23 Nov 22 12:51:46 PM PST 23 336352070000 ps
T195 /workspace/coverage/prim_lfsr_dw_24_gal/24.prim_lfsr_gal_test.58405586890393648368739580579637404935957494868127792101767145543413096005773 Nov 22 12:27:41 PM PST 23 Nov 22 12:52:31 PM PST 23 336352070000 ps
T196 /workspace/coverage/prim_lfsr_dw_24_gal/23.prim_lfsr_gal_test.32857444652229028907428798294877017793614854885270962024905198208494547227391 Nov 22 12:25:59 PM PST 23 Nov 22 12:49:25 PM PST 23 336352070000 ps
T197 /workspace/coverage/prim_lfsr_dw_24_gal/12.prim_lfsr_gal_test.48989968326949876342720212631156078730880215551359362607702681968912482705992 Nov 22 12:20:24 PM PST 23 Nov 22 12:59:10 PM PST 23 336352070000 ps
T198 /workspace/coverage/prim_lfsr_dw_24_gal/0.prim_lfsr_gal_test.84997501187691651499800329850637686863433102753766734626278714463744792420131 Nov 22 12:20:23 PM PST 23 Nov 22 12:51:35 PM PST 23 336352070000 ps
T199 /workspace/coverage/prim_lfsr_dw_24_gal/37.prim_lfsr_gal_test.7677363817884967889360370657228663953196773761801529243574804244254338637675 Nov 22 12:20:45 PM PST 23 Nov 22 12:45:48 PM PST 23 336352070000 ps
T200 /workspace/coverage/prim_lfsr_dw_24_gal/20.prim_lfsr_gal_test.50955467079486789775048701366211881066353921780400866989085905347826935292040 Nov 22 12:20:29 PM PST 23 Nov 22 12:53:38 PM PST 23 336352070000 ps


Test location /workspace/coverage/prim_lfsr_dw_8_gal/19.prim_lfsr_gal_smoke.56218475373816174300286348448202695113589624141981273692915881111811730420590
Short name T8
Test name
Test status
Simulation time 1468330000 ps
CPU time 3.46 seconds
Started Nov 22 12:26:16 PM PST 23
Finished Nov 22 12:26:27 PM PST 23
Peak memory 155128 kb
Host smart-8825b410-e47f-4788-813d-477c35e97e6b
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=56218475373816174300286348448202695113589624141981273692915881111811730420590 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 19.pr
im_lfsr_gal_smoke.56218475373816174300286348448202695113589624141981273692915881111811730420590
Directory /workspace/19.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/18.prim_lfsr_fib_test.86330360254950695013600956673712993969917154237630454327394830926596974239091
Short name T18
Test name
Test status
Simulation time 336352070000 ps
CPU time 1023.51 seconds
Started Nov 22 12:20:15 PM PST 23
Finished Nov 22 01:00:44 PM PST 23
Peak memory 158656 kb
Host smart-ff8e7f18-ff10-4d4d-907e-d6316759a8cb
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=86330360254950695013600956673712993969917154237630454327394830926596974239091 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 18.
prim_lfsr_fib_test.86330360254950695013600956673712993969917154237630454327394830926596974239091
Directory /workspace/18.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/1.prim_lfsr_gal_test.11514755453086541128240273840389633560826202025369731869587187013092871584718
Short name T35
Test name
Test status
Simulation time 336352070000 ps
CPU time 788.73 seconds
Started Nov 22 12:20:23 PM PST 23
Finished Nov 22 12:51:44 PM PST 23
Peak memory 161036 kb
Host smart-1b0646d8-5d4d-4b52-b9b7-596776e21813
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=11514755453086541128240273840389633560826202025369731869587187013092871584718 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 1.p
rim_lfsr_gal_test.11514755453086541128240273840389633560826202025369731869587187013092871584718
Directory /workspace/1.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/17.prim_lfsr_fib_smoke.67075406459728504352781264220467140150528807354294943669603447522044159130345
Short name T5
Test name
Test status
Simulation time 1468330000 ps
CPU time 3.49 seconds
Started Nov 22 12:20:48 PM PST 23
Finished Nov 22 12:20:57 PM PST 23
Peak memory 155588 kb
Host smart-0ea2284f-8825-4899-bdce-2b1307710d0a
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=67075406459728504352781264220467140150528807354294943669603447522044159130345 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 17.pr
im_lfsr_fib_smoke.67075406459728504352781264220467140150528807354294943669603447522044159130345
Directory /workspace/17.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/0.prim_lfsr_fib_test.71577536389133012096184037833477312150138679732852603896837753805322206529423
Short name T148
Test name
Test status
Simulation time 336352070000 ps
CPU time 691.79 seconds
Started Nov 22 12:20:29 PM PST 23
Finished Nov 22 12:48:05 PM PST 23
Peak memory 159912 kb
Host smart-e84547ca-67b1-4afa-ab57-3c694cc8bbda
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=71577536389133012096184037833477312150138679732852603896837753805322206529423 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 0.p
rim_lfsr_fib_test.71577536389133012096184037833477312150138679732852603896837753805322206529423
Directory /workspace/0.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/1.prim_lfsr_fib_test.104987483537354611510210374929803833928708566051760525254207713550094602498047
Short name T155
Test name
Test status
Simulation time 336352070000 ps
CPU time 783.84 seconds
Started Nov 22 12:20:04 PM PST 23
Finished Nov 22 12:51:12 PM PST 23
Peak memory 160532 kb
Host smart-a0f02148-c23e-4f28-b86e-5481eea49d50
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=104987483537354611510210374929803833928708566051760525254207713550094602498047 -assert nopostproc +UVM_TESTNA
ME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 1.
prim_lfsr_fib_test.104987483537354611510210374929803833928708566051760525254207713550094602498047
Directory /workspace/1.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/10.prim_lfsr_fib_test.96764663665200920277569637503054588240762247615182026762939542831683009192892
Short name T149
Test name
Test status
Simulation time 336352070000 ps
CPU time 752.72 seconds
Started Nov 22 12:20:09 PM PST 23
Finished Nov 22 12:50:03 PM PST 23
Peak memory 160520 kb
Host smart-42d44e8b-d999-4991-9134-af1c49e122d8
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=96764663665200920277569637503054588240762247615182026762939542831683009192892 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 10.
prim_lfsr_fib_test.96764663665200920277569637503054588240762247615182026762939542831683009192892
Directory /workspace/10.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/11.prim_lfsr_fib_test.50837852621242823332299400545247609720330675999591325667540649997424204824686
Short name T122
Test name
Test status
Simulation time 336352070000 ps
CPU time 690.44 seconds
Started Nov 22 12:20:44 PM PST 23
Finished Nov 22 12:48:23 PM PST 23
Peak memory 160180 kb
Host smart-6cce7e4c-0199-483a-b4e8-04c9642ad5a7
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=50837852621242823332299400545247609720330675999591325667540649997424204824686 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 11.
prim_lfsr_fib_test.50837852621242823332299400545247609720330675999591325667540649997424204824686
Directory /workspace/11.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/12.prim_lfsr_fib_test.41247760987657785380244015284847954530205441634285430763902262850805584068629
Short name T160
Test name
Test status
Simulation time 336352070000 ps
CPU time 953.95 seconds
Started Nov 22 12:20:19 PM PST 23
Finished Nov 22 12:58:07 PM PST 23
Peak memory 160364 kb
Host smart-69a5ffa8-217d-4395-a751-2e52b858a93d
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=41247760987657785380244015284847954530205441634285430763902262850805584068629 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 12.
prim_lfsr_fib_test.41247760987657785380244015284847954530205441634285430763902262850805584068629
Directory /workspace/12.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/13.prim_lfsr_fib_test.40312568886884138663362335101095121292706569148098415813500475783752892735310
Short name T135
Test name
Test status
Simulation time 336352070000 ps
CPU time 791.51 seconds
Started Nov 22 12:20:20 PM PST 23
Finished Nov 22 12:51:50 PM PST 23
Peak memory 160572 kb
Host smart-83ffe69c-2b05-4cf0-9154-0f51e8ee637a
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=40312568886884138663362335101095121292706569148098415813500475783752892735310 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 13.
prim_lfsr_fib_test.40312568886884138663362335101095121292706569148098415813500475783752892735310
Directory /workspace/13.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/14.prim_lfsr_fib_test.108983050763905528212555404829122995650686749934185249249249037418945429539858
Short name T123
Test name
Test status
Simulation time 336352070000 ps
CPU time 714.89 seconds
Started Nov 22 12:20:46 PM PST 23
Finished Nov 22 12:48:59 PM PST 23
Peak memory 160176 kb
Host smart-6f72984c-93d0-46cf-8a9a-6ff201830e68
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=108983050763905528212555404829122995650686749934185249249249037418945429539858 -assert nopostproc +UVM_TESTNA
ME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 14
.prim_lfsr_fib_test.108983050763905528212555404829122995650686749934185249249249037418945429539858
Directory /workspace/14.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/15.prim_lfsr_fib_test.66617908710156063910332179370015420102860675270464402190575389824248884282756
Short name T145
Test name
Test status
Simulation time 336352070000 ps
CPU time 895.16 seconds
Started Nov 22 12:20:51 PM PST 23
Finished Nov 22 12:56:21 PM PST 23
Peak memory 160352 kb
Host smart-0e9fd3b1-e11e-4708-9e82-e2d9a37e90ac
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=66617908710156063910332179370015420102860675270464402190575389824248884282756 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 15.
prim_lfsr_fib_test.66617908710156063910332179370015420102860675270464402190575389824248884282756
Directory /workspace/15.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/16.prim_lfsr_fib_test.45315102691036560603644005818844882235611333430056121715659423290843835109758
Short name T143
Test name
Test status
Simulation time 336352070000 ps
CPU time 770.71 seconds
Started Nov 22 12:20:31 PM PST 23
Finished Nov 22 12:50:58 PM PST 23
Peak memory 160572 kb
Host smart-c2a299bf-ecb8-48a3-91a0-ab568cca6222
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=45315102691036560603644005818844882235611333430056121715659423290843835109758 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 16.
prim_lfsr_fib_test.45315102691036560603644005818844882235611333430056121715659423290843835109758
Directory /workspace/16.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/17.prim_lfsr_fib_test.27574245229986112054040458850580586860605371553841322072453022678915985816495
Short name T138
Test name
Test status
Simulation time 336352070000 ps
CPU time 776.77 seconds
Started Nov 22 12:20:31 PM PST 23
Finished Nov 22 12:51:16 PM PST 23
Peak memory 160572 kb
Host smart-2ba6ccd5-0531-43de-9fa8-d1de07e2c999
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=27574245229986112054040458850580586860605371553841322072453022678915985816495 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 17.
prim_lfsr_fib_test.27574245229986112054040458850580586860605371553841322072453022678915985816495
Directory /workspace/17.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/19.prim_lfsr_fib_test.47767710986825330769217184664211574188203592988392293711722774692209464591234
Short name T150
Test name
Test status
Simulation time 336352070000 ps
CPU time 955.41 seconds
Started Nov 22 12:20:19 PM PST 23
Finished Nov 22 12:58:25 PM PST 23
Peak memory 160364 kb
Host smart-3dc5efab-5fae-4132-ad65-ba208aa5b247
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=47767710986825330769217184664211574188203592988392293711722774692209464591234 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 19.
prim_lfsr_fib_test.47767710986825330769217184664211574188203592988392293711722774692209464591234
Directory /workspace/19.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/2.prim_lfsr_fib_test.115404505273683571752769530987972107432712742091836918199601490628183004881199
Short name T156
Test name
Test status
Simulation time 336352070000 ps
CPU time 806.58 seconds
Started Nov 22 12:21:07 PM PST 23
Finished Nov 22 12:52:44 PM PST 23
Peak memory 157756 kb
Host smart-688fec98-d592-4397-b603-7bb1749273ae
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=115404505273683571752769530987972107432712742091836918199601490628183004881199 -assert nopostproc +UVM_TESTNA
ME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 2.
prim_lfsr_fib_test.115404505273683571752769530987972107432712742091836918199601490628183004881199
Directory /workspace/2.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/20.prim_lfsr_fib_test.50602956475495472170017695069303985234541928405232178213403106083595687341062
Short name T133
Test name
Test status
Simulation time 336352070000 ps
CPU time 871.85 seconds
Started Nov 22 12:20:50 PM PST 23
Finished Nov 22 12:56:23 PM PST 23
Peak memory 160592 kb
Host smart-8483ad05-27ae-46d1-8594-923c64cfbb2b
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=50602956475495472170017695069303985234541928405232178213403106083595687341062 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 20.
prim_lfsr_fib_test.50602956475495472170017695069303985234541928405232178213403106083595687341062
Directory /workspace/20.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/21.prim_lfsr_fib_test.111559341640508420257499437432223147511334159000124886823118207827849814232483
Short name T140
Test name
Test status
Simulation time 336352070000 ps
CPU time 715.61 seconds
Started Nov 22 12:20:49 PM PST 23
Finished Nov 22 12:49:03 PM PST 23
Peak memory 160176 kb
Host smart-bf1f66ed-a995-4595-a35d-4083f75b4896
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=111559341640508420257499437432223147511334159000124886823118207827849814232483 -assert nopostproc +UVM_TESTNA
ME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 21
.prim_lfsr_fib_test.111559341640508420257499437432223147511334159000124886823118207827849814232483
Directory /workspace/21.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/22.prim_lfsr_fib_test.56595096674262642559712693235478569497473195226701449120206277192648204560224
Short name T130
Test name
Test status
Simulation time 336352070000 ps
CPU time 790.55 seconds
Started Nov 22 12:20:21 PM PST 23
Finished Nov 22 12:51:27 PM PST 23
Peak memory 160572 kb
Host smart-6590cf3a-32b3-47ea-888f-4258a2b2e3df
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=56595096674262642559712693235478569497473195226701449120206277192648204560224 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 22.
prim_lfsr_fib_test.56595096674262642559712693235478569497473195226701449120206277192648204560224
Directory /workspace/22.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/23.prim_lfsr_fib_test.9958421978457826730503165418429772555417804449835180983257112808266439129776
Short name T129
Test name
Test status
Simulation time 336352070000 ps
CPU time 796.54 seconds
Started Nov 22 12:20:21 PM PST 23
Finished Nov 22 12:52:00 PM PST 23
Peak memory 160588 kb
Host smart-a3971bfb-a220-44f6-996f-57112f3cf135
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=9958421978457826730503165418429772555417804449835180983257112808266439129776 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 23.p
rim_lfsr_fib_test.9958421978457826730503165418429772555417804449835180983257112808266439129776
Directory /workspace/23.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/24.prim_lfsr_fib_test.31555209708876607424393516127353222549972667559707613321630879883611211858028
Short name T142
Test name
Test status
Simulation time 336352070000 ps
CPU time 879.87 seconds
Started Nov 22 12:20:49 PM PST 23
Finished Nov 22 12:56:29 PM PST 23
Peak memory 160592 kb
Host smart-41d60816-7b2f-47fc-a2a5-638b99f03b2f
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=31555209708876607424393516127353222549972667559707613321630879883611211858028 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 24.
prim_lfsr_fib_test.31555209708876607424393516127353222549972667559707613321630879883611211858028
Directory /workspace/24.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/25.prim_lfsr_fib_test.26588191482163258606990109380815248610312859330231292480630568773750588765932
Short name T23
Test name
Test status
Simulation time 336352070000 ps
CPU time 698.15 seconds
Started Nov 22 12:20:45 PM PST 23
Finished Nov 22 12:48:30 PM PST 23
Peak memory 160180 kb
Host smart-b8adde75-6c8e-4591-a8b0-64b7151e9825
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=26588191482163258606990109380815248610312859330231292480630568773750588765932 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 25.
prim_lfsr_fib_test.26588191482163258606990109380815248610312859330231292480630568773750588765932
Directory /workspace/25.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/26.prim_lfsr_fib_test.48817582565800103064550994946333091898569791911673297544159305642561179702375
Short name T147
Test name
Test status
Simulation time 336352070000 ps
CPU time 697.69 seconds
Started Nov 22 12:20:46 PM PST 23
Finished Nov 22 12:48:24 PM PST 23
Peak memory 160180 kb
Host smart-8803cc8b-5080-46e8-b03b-e7c41833276f
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=48817582565800103064550994946333091898569791911673297544159305642561179702375 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 26.
prim_lfsr_fib_test.48817582565800103064550994946333091898569791911673297544159305642561179702375
Directory /workspace/26.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/27.prim_lfsr_fib_test.9263023364849019841468155678821380669682488260557551802809443883222262231297
Short name T159
Test name
Test status
Simulation time 336352070000 ps
CPU time 975.85 seconds
Started Nov 22 12:20:40 PM PST 23
Finished Nov 22 12:59:26 PM PST 23
Peak memory 160484 kb
Host smart-688831dc-ebeb-49d0-b80d-5f2004313eee
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=9263023364849019841468155678821380669682488260557551802809443883222262231297 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 27.p
rim_lfsr_fib_test.9263023364849019841468155678821380669682488260557551802809443883222262231297
Directory /workspace/27.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/28.prim_lfsr_fib_test.3423284300250989841092153951183110977534190414591535692450893989970499173763
Short name T21
Test name
Test status
Simulation time 336352070000 ps
CPU time 876.36 seconds
Started Nov 22 12:20:16 PM PST 23
Finished Nov 22 12:55:53 PM PST 23
Peak memory 160592 kb
Host smart-d215512c-dc93-4450-a8a3-a40c1435e25b
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=3423284300250989841092153951183110977534190414591535692450893989970499173763 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 28.p
rim_lfsr_fib_test.3423284300250989841092153951183110977534190414591535692450893989970499173763
Directory /workspace/28.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/29.prim_lfsr_fib_test.82613907847585808698630342704430004641126861333232910337057057632275910024035
Short name T158
Test name
Test status
Simulation time 336352070000 ps
CPU time 1026.43 seconds
Started Nov 22 12:20:15 PM PST 23
Finished Nov 22 01:00:50 PM PST 23
Peak memory 158700 kb
Host smart-45bbb81d-d8c1-4b80-a141-2aae398a79c3
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=82613907847585808698630342704430004641126861333232910337057057632275910024035 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 29.
prim_lfsr_fib_test.82613907847585808698630342704430004641126861333232910337057057632275910024035
Directory /workspace/29.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/3.prim_lfsr_fib_test.88996830277463836585449959421242495660142772103178431448447536270699386782048
Short name T126
Test name
Test status
Simulation time 336352070000 ps
CPU time 688.75 seconds
Started Nov 22 12:20:46 PM PST 23
Finished Nov 22 12:48:23 PM PST 23
Peak memory 160180 kb
Host smart-144d775e-ae7a-4f7b-aad3-d9aa61be6238
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=88996830277463836585449959421242495660142772103178431448447536270699386782048 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 3.p
rim_lfsr_fib_test.88996830277463836585449959421242495660142772103178431448447536270699386782048
Directory /workspace/3.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/30.prim_lfsr_fib_test.110325019938363021701601188211944715083546476882608323297022834340360353123186
Short name T152
Test name
Test status
Simulation time 336352070000 ps
CPU time 713.98 seconds
Started Nov 22 12:20:50 PM PST 23
Finished Nov 22 12:49:05 PM PST 23
Peak memory 160176 kb
Host smart-c4e2cd0e-8352-40ab-89bc-d523f5e18f9d
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=110325019938363021701601188211944715083546476882608323297022834340360353123186 -assert nopostproc +UVM_TESTNA
ME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 30
.prim_lfsr_fib_test.110325019938363021701601188211944715083546476882608323297022834340360353123186
Directory /workspace/30.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/31.prim_lfsr_fib_test.95983090186406728206971364297125039394320606100003100031036369747559153348492
Short name T128
Test name
Test status
Simulation time 336352070000 ps
CPU time 699.37 seconds
Started Nov 22 12:20:46 PM PST 23
Finished Nov 22 12:48:30 PM PST 23
Peak memory 160172 kb
Host smart-571c7ea9-3d44-48b7-af9a-212eaf207475
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=95983090186406728206971364297125039394320606100003100031036369747559153348492 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 31.
prim_lfsr_fib_test.95983090186406728206971364297125039394320606100003100031036369747559153348492
Directory /workspace/31.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/32.prim_lfsr_fib_test.17056997399333371584412315542380431976235748881365952141847796527401886852549
Short name T139
Test name
Test status
Simulation time 336352070000 ps
CPU time 815.61 seconds
Started Nov 22 12:20:26 PM PST 23
Finished Nov 22 12:52:16 PM PST 23
Peak memory 160572 kb
Host smart-57495fb9-a8e9-4828-bdff-1bc997bfe3db
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=17056997399333371584412315542380431976235748881365952141847796527401886852549 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 32.
prim_lfsr_fib_test.17056997399333371584412315542380431976235748881365952141847796527401886852549
Directory /workspace/32.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/33.prim_lfsr_fib_test.6768518637896723896142159500753934287992853236354045789142712777918941486380
Short name T153
Test name
Test status
Simulation time 336352070000 ps
CPU time 547.1 seconds
Started Nov 22 12:25:58 PM PST 23
Finished Nov 22 12:48:29 PM PST 23
Peak memory 160328 kb
Host smart-cddb8c38-139d-4603-89f3-5bf15c7bbcc0
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=6768518637896723896142159500753934287992853236354045789142712777918941486380 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 33.p
rim_lfsr_fib_test.6768518637896723896142159500753934287992853236354045789142712777918941486380
Directory /workspace/33.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/34.prim_lfsr_fib_test.31851563895330512586706800109098512854501432729101589172373531291396411070703
Short name T124
Test name
Test status
Simulation time 336352070000 ps
CPU time 927.21 seconds
Started Nov 22 12:20:21 PM PST 23
Finished Nov 22 12:57:32 PM PST 23
Peak memory 160364 kb
Host smart-445f0c2f-91bf-496b-ac5f-a70dfe3c98ab
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=31851563895330512586706800109098512854501432729101589172373531291396411070703 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 34.
prim_lfsr_fib_test.31851563895330512586706800109098512854501432729101589172373531291396411070703
Directory /workspace/34.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/35.prim_lfsr_fib_test.74540296221385380444756590639203363750211850064598037458800336632972984272734
Short name T151
Test name
Test status
Simulation time 336352070000 ps
CPU time 884.82 seconds
Started Nov 22 12:20:49 PM PST 23
Finished Nov 22 12:56:31 PM PST 23
Peak memory 160592 kb
Host smart-e0ce6963-457f-46bd-8d61-8c1c1901cd08
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=74540296221385380444756590639203363750211850064598037458800336632972984272734 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 35.
prim_lfsr_fib_test.74540296221385380444756590639203363750211850064598037458800336632972984272734
Directory /workspace/35.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/36.prim_lfsr_fib_test.106377079122304300347676175534774050449337521445573100447539359054626277773096
Short name T15
Test name
Test status
Simulation time 336352070000 ps
CPU time 945.66 seconds
Started Nov 22 12:20:21 PM PST 23
Finished Nov 22 12:57:58 PM PST 23
Peak memory 160328 kb
Host smart-bf77c6fa-86be-4de5-ba8d-e6dba9feb987
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=106377079122304300347676175534774050449337521445573100447539359054626277773096 -assert nopostproc +UVM_TESTNA
ME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 36
.prim_lfsr_fib_test.106377079122304300347676175534774050449337521445573100447539359054626277773096
Directory /workspace/36.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/37.prim_lfsr_fib_test.34790380988077365308917579794667783214186961563517929879371705846388916551218
Short name T141
Test name
Test status
Simulation time 336352070000 ps
CPU time 810.39 seconds
Started Nov 22 12:20:25 PM PST 23
Finished Nov 22 12:52:09 PM PST 23
Peak memory 160572 kb
Host smart-12d201e3-47da-40e3-80de-f57fed696d0c
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=34790380988077365308917579794667783214186961563517929879371705846388916551218 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 37.
prim_lfsr_fib_test.34790380988077365308917579794667783214186961563517929879371705846388916551218
Directory /workspace/37.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/38.prim_lfsr_fib_test.52706701109769934647174330371829050158331489328093253469284501342965606403908
Short name T132
Test name
Test status
Simulation time 336352070000 ps
CPU time 574.18 seconds
Started Nov 22 12:26:54 PM PST 23
Finished Nov 22 12:50:29 PM PST 23
Peak memory 160192 kb
Host smart-d054f68a-e839-48f0-b725-227874b296d8
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=52706701109769934647174330371829050158331489328093253469284501342965606403908 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 38.
prim_lfsr_fib_test.52706701109769934647174330371829050158331489328093253469284501342965606403908
Directory /workspace/38.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/39.prim_lfsr_fib_test.103749593545625342813677660061102493258673723053010347127903498188493389515826
Short name T154
Test name
Test status
Simulation time 336352070000 ps
CPU time 951.7 seconds
Started Nov 22 12:20:45 PM PST 23
Finished Nov 22 12:59:06 PM PST 23
Peak memory 160288 kb
Host smart-2143dfc6-a261-489f-b9a3-851c3da2f40c
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=103749593545625342813677660061102493258673723053010347127903498188493389515826 -assert nopostproc +UVM_TESTNA
ME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 39
.prim_lfsr_fib_test.103749593545625342813677660061102493258673723053010347127903498188493389515826
Directory /workspace/39.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/4.prim_lfsr_fib_test.45451887603086379755122709107649673986119648578494697714742821297698557302657
Short name T17
Test name
Test status
Simulation time 336352070000 ps
CPU time 806.39 seconds
Started Nov 22 12:21:07 PM PST 23
Finished Nov 22 12:52:46 PM PST 23
Peak memory 158000 kb
Host smart-d6a20373-9e73-4af6-981a-fe3a7342804e
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=45451887603086379755122709107649673986119648578494697714742821297698557302657 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 4.p
rim_lfsr_fib_test.45451887603086379755122709107649673986119648578494697714742821297698557302657
Directory /workspace/4.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/40.prim_lfsr_fib_test.34755108752878905481959706430421752390861457145860838261507873163875948185433
Short name T157
Test name
Test status
Simulation time 336352070000 ps
CPU time 951.78 seconds
Started Nov 22 12:20:20 PM PST 23
Finished Nov 22 12:58:09 PM PST 23
Peak memory 160364 kb
Host smart-cbc7ffb2-8d6c-4f59-961e-9a2fcfe37a43
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=34755108752878905481959706430421752390861457145860838261507873163875948185433 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 40.
prim_lfsr_fib_test.34755108752878905481959706430421752390861457145860838261507873163875948185433
Directory /workspace/40.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/41.prim_lfsr_fib_test.22709490967382374955612195996093955938308955319269216340417509155911384269889
Short name T146
Test name
Test status
Simulation time 336352070000 ps
CPU time 864.19 seconds
Started Nov 22 12:26:54 PM PST 23
Finished Nov 22 01:01:51 PM PST 23
Peak memory 160540 kb
Host smart-8b17cfcd-c040-42d6-8107-88071a230403
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=22709490967382374955612195996093955938308955319269216340417509155911384269889 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 41.
prim_lfsr_fib_test.22709490967382374955612195996093955938308955319269216340417509155911384269889
Directory /workspace/41.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/42.prim_lfsr_fib_test.103842071410411319466768928049517419095720104190073672348450876058236598873852
Short name T137
Test name
Test status
Simulation time 336352070000 ps
CPU time 795.52 seconds
Started Nov 22 12:20:31 PM PST 23
Finished Nov 22 12:51:38 PM PST 23
Peak memory 160580 kb
Host smart-68e31211-a1dd-457a-b115-5cd2c2c62a92
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=103842071410411319466768928049517419095720104190073672348450876058236598873852 -assert nopostproc +UVM_TESTNA
ME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 42
.prim_lfsr_fib_test.103842071410411319466768928049517419095720104190073672348450876058236598873852
Directory /workspace/42.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/43.prim_lfsr_fib_test.80853457817131755683870609639669431814211040466281905024842356704279303602146
Short name T22
Test name
Test status
Simulation time 336352070000 ps
CPU time 975.07 seconds
Started Nov 22 12:20:24 PM PST 23
Finished Nov 22 12:59:02 PM PST 23
Peak memory 158920 kb
Host smart-fbf878ce-949b-48e3-a64e-506e94ffb05f
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=80853457817131755683870609639669431814211040466281905024842356704279303602146 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 43.
prim_lfsr_fib_test.80853457817131755683870609639669431814211040466281905024842356704279303602146
Directory /workspace/43.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/44.prim_lfsr_fib_test.54661148491301850765959680676982920102636540922444966782959297728968576583221
Short name T125
Test name
Test status
Simulation time 336352070000 ps
CPU time 877.26 seconds
Started Nov 22 12:20:16 PM PST 23
Finished Nov 22 12:55:52 PM PST 23
Peak memory 160592 kb
Host smart-49a28318-b1cd-44c2-a13f-3a8eb3232e42
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=54661148491301850765959680676982920102636540922444966782959297728968576583221 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 44.
prim_lfsr_fib_test.54661148491301850765959680676982920102636540922444966782959297728968576583221
Directory /workspace/44.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/45.prim_lfsr_fib_test.80467039039807248940463973005548596044807888599551372507425020510797845848039
Short name T19
Test name
Test status
Simulation time 336352070000 ps
CPU time 773.57 seconds
Started Nov 22 12:20:18 PM PST 23
Finished Nov 22 12:50:52 PM PST 23
Peak memory 160572 kb
Host smart-a0278983-571e-44c0-be32-ddeb48049b50
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=80467039039807248940463973005548596044807888599551372507425020510797845848039 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 45.
prim_lfsr_fib_test.80467039039807248940463973005548596044807888599551372507425020510797845848039
Directory /workspace/45.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/46.prim_lfsr_fib_test.14328707086634945491887078163715615620130384665212194064815522586549387391034
Short name T127
Test name
Test status
Simulation time 336352070000 ps
CPU time 775.18 seconds
Started Nov 22 12:20:31 PM PST 23
Finished Nov 22 12:51:06 PM PST 23
Peak memory 160572 kb
Host smart-c9a2722c-cf22-4d5f-ac7c-474ac284ea49
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=14328707086634945491887078163715615620130384665212194064815522586549387391034 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 46.
prim_lfsr_fib_test.14328707086634945491887078163715615620130384665212194064815522586549387391034
Directory /workspace/46.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/47.prim_lfsr_fib_test.76845180046095002044380734099237672326128191556217573031417128636154115173599
Short name T16
Test name
Test status
Simulation time 336352070000 ps
CPU time 917.92 seconds
Started Nov 22 12:25:40 PM PST 23
Finished Nov 22 01:02:59 PM PST 23
Peak memory 160424 kb
Host smart-3f370ccf-6327-4902-b37a-455a59ca2c91
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=76845180046095002044380734099237672326128191556217573031417128636154115173599 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 47.
prim_lfsr_fib_test.76845180046095002044380734099237672326128191556217573031417128636154115173599
Directory /workspace/47.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/48.prim_lfsr_fib_test.52863903855217424437577944490318216609329879707470203238030172495802601088541
Short name T144
Test name
Test status
Simulation time 336352070000 ps
CPU time 830.72 seconds
Started Nov 22 12:20:29 PM PST 23
Finished Nov 22 12:53:39 PM PST 23
Peak memory 160564 kb
Host smart-c048b84a-21fe-4f94-a7bf-1f66df37e108
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=52863903855217424437577944490318216609329879707470203238030172495802601088541 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 48.
prim_lfsr_fib_test.52863903855217424437577944490318216609329879707470203238030172495802601088541
Directory /workspace/48.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/49.prim_lfsr_fib_test.37083619375702045159571836522620734517083414760707871926019864093718846134402
Short name T121
Test name
Test status
Simulation time 336352070000 ps
CPU time 907.83 seconds
Started Nov 22 12:20:33 PM PST 23
Finished Nov 22 12:56:57 PM PST 23
Peak memory 160364 kb
Host smart-7d29d1f2-113b-427d-ba60-04e6d50b15f9
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=37083619375702045159571836522620734517083414760707871926019864093718846134402 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 49.
prim_lfsr_fib_test.37083619375702045159571836522620734517083414760707871926019864093718846134402
Directory /workspace/49.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/5.prim_lfsr_fib_test.10769789593586529889067145623179453351626368425795723163580275209738265893656
Short name T20
Test name
Test status
Simulation time 336352070000 ps
CPU time 708.32 seconds
Started Nov 22 12:20:42 PM PST 23
Finished Nov 22 12:48:35 PM PST 23
Peak memory 159612 kb
Host smart-f2a08f82-d0ca-4f0f-86f0-ca82f94ff5f3
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=10769789593586529889067145623179453351626368425795723163580275209738265893656 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 5.p
rim_lfsr_fib_test.10769789593586529889067145623179453351626368425795723163580275209738265893656
Directory /workspace/5.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/6.prim_lfsr_fib_test.2195648849612190913771123954193947263757544826308402372635732487114628808269
Short name T131
Test name
Test status
Simulation time 336352070000 ps
CPU time 704.4 seconds
Started Nov 22 12:20:29 PM PST 23
Finished Nov 22 12:48:11 PM PST 23
Peak memory 158900 kb
Host smart-2cd3d7d0-76a9-48f4-bacf-457762c4984b
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=2195648849612190913771123954193947263757544826308402372635732487114628808269 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 6.pr
im_lfsr_fib_test.2195648849612190913771123954193947263757544826308402372635732487114628808269
Directory /workspace/6.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/7.prim_lfsr_fib_test.68054917414579628137335710811943533058148406297740894507076443819044768100844
Short name T134
Test name
Test status
Simulation time 336352070000 ps
CPU time 793.13 seconds
Started Nov 22 12:20:04 PM PST 23
Finished Nov 22 12:51:18 PM PST 23
Peak memory 160532 kb
Host smart-3e3b3c98-8b83-4024-8568-3cb3e3a0b72c
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=68054917414579628137335710811943533058148406297740894507076443819044768100844 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 7.p
rim_lfsr_fib_test.68054917414579628137335710811943533058148406297740894507076443819044768100844
Directory /workspace/7.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/8.prim_lfsr_fib_test.108915352536848771011704295230105626087939939777317298552278189989715343365082
Short name T14
Test name
Test status
Simulation time 336352070000 ps
CPU time 707.62 seconds
Started Nov 22 12:20:46 PM PST 23
Finished Nov 22 12:48:50 PM PST 23
Peak memory 160172 kb
Host smart-27fdd4fb-56d3-4622-8b74-a3bbe1d8a606
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=108915352536848771011704295230105626087939939777317298552278189989715343365082 -assert nopostproc +UVM_TESTNA
ME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 8.
prim_lfsr_fib_test.108915352536848771011704295230105626087939939777317298552278189989715343365082
Directory /workspace/8.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_fib/9.prim_lfsr_fib_test.104330103124446325950929027002467496341757368365803295543581245857543326632173
Short name T136
Test name
Test status
Simulation time 336352070000 ps
CPU time 806.95 seconds
Started Nov 22 12:21:07 PM PST 23
Finished Nov 22 12:52:44 PM PST 23
Peak memory 157876 kb
Host smart-10439b2e-62f0-48e9-b9a7-345b4d6bc299
User root
Command /workspace/prim_lfsr_dw_24_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=104330103124446325950929027002467496341757368365803295543581245857543326632173 -assert nopostproc +UVM_TESTNA
ME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_fib.vdb -cm_log /dev/null -cm_name 9.
prim_lfsr_fib_test.104330103124446325950929027002467496341757368365803295543581245857543326632173
Directory /workspace/9.prim_lfsr_fib_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/0.prim_lfsr_gal_test.84997501187691651499800329850637686863433102753766734626278714463744792420131
Short name T198
Test name
Test status
Simulation time 336352070000 ps
CPU time 781.98 seconds
Started Nov 22 12:20:23 PM PST 23
Finished Nov 22 12:51:35 PM PST 23
Peak memory 161036 kb
Host smart-39dcad6b-9917-470f-a8ad-a1d9a56b255f
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=84997501187691651499800329850637686863433102753766734626278714463744792420131 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 0.p
rim_lfsr_gal_test.84997501187691651499800329850637686863433102753766734626278714463744792420131
Directory /workspace/0.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/10.prim_lfsr_gal_test.35115542171048039260188178349377138174836922576270086121177149512136299974018
Short name T164
Test name
Test status
Simulation time 336352070000 ps
CPU time 822.06 seconds
Started Nov 22 12:20:29 PM PST 23
Finished Nov 22 12:53:35 PM PST 23
Peak memory 160936 kb
Host smart-1fde4c5a-01de-46bf-9cfa-6ca383d4d31c
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=35115542171048039260188178349377138174836922576270086121177149512136299974018 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 10.
prim_lfsr_gal_test.35115542171048039260188178349377138174836922576270086121177149512136299974018
Directory /workspace/10.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/11.prim_lfsr_gal_test.101513335139954016628320523041657286920514428082477787190856916003438697486042
Short name T189
Test name
Test status
Simulation time 336352070000 ps
CPU time 822.7 seconds
Started Nov 22 12:20:29 PM PST 23
Finished Nov 22 12:53:43 PM PST 23
Peak memory 161020 kb
Host smart-8f0d934c-9d78-4604-9024-ba1a85743bbd
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=101513335139954016628320523041657286920514428082477787190856916003438697486042 -assert nopostproc +UVM_TESTNA
ME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 11
.prim_lfsr_gal_test.101513335139954016628320523041657286920514428082477787190856916003438697486042
Directory /workspace/11.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/12.prim_lfsr_gal_test.48989968326949876342720212631156078730880215551359362607702681968912482705992
Short name T197
Test name
Test status
Simulation time 336352070000 ps
CPU time 974.68 seconds
Started Nov 22 12:20:24 PM PST 23
Finished Nov 22 12:59:10 PM PST 23
Peak memory 159360 kb
Host smart-e924e622-7951-4a76-b818-35c7fa797687
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=48989968326949876342720212631156078730880215551359362607702681968912482705992 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 12.
prim_lfsr_gal_test.48989968326949876342720212631156078730880215551359362607702681968912482705992
Directory /workspace/12.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/13.prim_lfsr_gal_test.25070189926812864115521236961545410693374707854801153785902015178727239411175
Short name T31
Test name
Test status
Simulation time 336352070000 ps
CPU time 948.3 seconds
Started Nov 22 12:20:47 PM PST 23
Finished Nov 22 12:59:22 PM PST 23
Peak memory 160880 kb
Host smart-c557da15-1a35-475b-8873-8d858c4303d9
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=25070189926812864115521236961545410693374707854801153785902015178727239411175 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 13.
prim_lfsr_gal_test.25070189926812864115521236961545410693374707854801153785902015178727239411175
Directory /workspace/13.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/14.prim_lfsr_gal_test.105345058404379055093894688361651569868516245556937654010671106383599621018820
Short name T38
Test name
Test status
Simulation time 336352070000 ps
CPU time 822.75 seconds
Started Nov 22 12:20:29 PM PST 23
Finished Nov 22 12:53:37 PM PST 23
Peak memory 160920 kb
Host smart-ab3327af-9e7a-4ea5-a2f5-6ffc7c983ce5
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=105345058404379055093894688361651569868516245556937654010671106383599621018820 -assert nopostproc +UVM_TESTNA
ME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 14
.prim_lfsr_gal_test.105345058404379055093894688361651569868516245556937654010671106383599621018820
Directory /workspace/14.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/15.prim_lfsr_gal_test.59306272276111678786090385645327282274046247462946817836277952478939810262042
Short name T193
Test name
Test status
Simulation time 336352070000 ps
CPU time 1010.28 seconds
Started Nov 22 12:20:17 PM PST 23
Finished Nov 22 01:00:45 PM PST 23
Peak memory 160588 kb
Host smart-a3168b08-ccab-4328-bc3c-225a5df3902b
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=59306272276111678786090385645327282274046247462946817836277952478939810262042 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 15.
prim_lfsr_gal_test.59306272276111678786090385645327282274046247462946817836277952478939810262042
Directory /workspace/15.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/16.prim_lfsr_gal_test.17000847145163188609552256539734025835232564895487792646891848759997321640277
Short name T32
Test name
Test status
Simulation time 336352070000 ps
CPU time 991.9 seconds
Started Nov 22 12:20:59 PM PST 23
Finished Nov 22 01:00:35 PM PST 23
Peak memory 161004 kb
Host smart-1c4246c7-8e3c-4b35-8905-41cdda291aaf
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=17000847145163188609552256539734025835232564895487792646891848759997321640277 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 16.
prim_lfsr_gal_test.17000847145163188609552256539734025835232564895487792646891848759997321640277
Directory /workspace/16.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/17.prim_lfsr_gal_test.114295169475584882568730620154954603109471482089632257903703578761244130783139
Short name T36
Test name
Test status
Simulation time 336352070000 ps
CPU time 1019.47 seconds
Started Nov 22 12:20:37 PM PST 23
Finished Nov 22 01:01:26 PM PST 23
Peak memory 160640 kb
Host smart-28eaa7bf-5349-4442-9838-1dacaca364c4
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=114295169475584882568730620154954603109471482089632257903703578761244130783139 -assert nopostproc +UVM_TESTNA
ME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 17
.prim_lfsr_gal_test.114295169475584882568730620154954603109471482089632257903703578761244130783139
Directory /workspace/17.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/18.prim_lfsr_gal_test.77455103868277263819006652548668836577763775818880346622265852927937882743438
Short name T169
Test name
Test status
Simulation time 336352070000 ps
CPU time 1011.99 seconds
Started Nov 22 12:20:26 PM PST 23
Finished Nov 22 01:00:16 PM PST 23
Peak memory 159588 kb
Host smart-d75ef794-00f7-46ac-ae70-72b97b55ba54
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=77455103868277263819006652548668836577763775818880346622265852927937882743438 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 18.
prim_lfsr_gal_test.77455103868277263819006652548668836577763775818880346622265852927937882743438
Directory /workspace/18.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/19.prim_lfsr_gal_test.79895645313131051082407061716787159178253610164434762712307674171569180473940
Short name T186
Test name
Test status
Simulation time 336352070000 ps
CPU time 624.76 seconds
Started Nov 22 12:26:01 PM PST 23
Finished Nov 22 12:50:34 PM PST 23
Peak memory 159972 kb
Host smart-6e00fba4-7570-4b96-88a0-43a19eb63338
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=79895645313131051082407061716787159178253610164434762712307674171569180473940 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 19.
prim_lfsr_gal_test.79895645313131051082407061716787159178253610164434762712307674171569180473940
Directory /workspace/19.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/2.prim_lfsr_gal_test.91478829587281370686321780365443447265909384286708850376993873143656310162977
Short name T184
Test name
Test status
Simulation time 336352070000 ps
CPU time 1017.7 seconds
Started Nov 22 12:20:17 PM PST 23
Finished Nov 22 01:00:58 PM PST 23
Peak memory 160584 kb
Host smart-794afe63-cd78-4e76-bc5b-8a6f74e24214
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=91478829587281370686321780365443447265909384286708850376993873143656310162977 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 2.p
rim_lfsr_gal_test.91478829587281370686321780365443447265909384286708850376993873143656310162977
Directory /workspace/2.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/20.prim_lfsr_gal_test.50955467079486789775048701366211881066353921780400866989085905347826935292040
Short name T200
Test name
Test status
Simulation time 336352070000 ps
CPU time 820.99 seconds
Started Nov 22 12:20:29 PM PST 23
Finished Nov 22 12:53:38 PM PST 23
Peak memory 161016 kb
Host smart-2e433788-c1fb-4181-b2bc-180aa2882818
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=50955467079486789775048701366211881066353921780400866989085905347826935292040 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 20.
prim_lfsr_gal_test.50955467079486789775048701366211881066353921780400866989085905347826935292040
Directory /workspace/20.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/21.prim_lfsr_gal_test.69335165828019329846185573348771926538011116264406599837381124768883459559410
Short name T162
Test name
Test status
Simulation time 336352070000 ps
CPU time 971.79 seconds
Started Nov 22 12:20:59 PM PST 23
Finished Nov 22 12:59:33 PM PST 23
Peak memory 161004 kb
Host smart-b5f7d6ff-a328-47cf-b7c7-69b470728c9d
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=69335165828019329846185573348771926538011116264406599837381124768883459559410 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 21.
prim_lfsr_gal_test.69335165828019329846185573348771926538011116264406599837381124768883459559410
Directory /workspace/21.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/22.prim_lfsr_gal_test.28424143026539037926635216706092804541165555990242893702355343105171387025891
Short name T39
Test name
Test status
Simulation time 336352070000 ps
CPU time 960.93 seconds
Started Nov 22 12:20:46 PM PST 23
Finished Nov 22 12:59:43 PM PST 23
Peak memory 160724 kb
Host smart-32573455-8c07-4f7d-b4f3-4b1f6d8127d9
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=28424143026539037926635216706092804541165555990242893702355343105171387025891 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 22.
prim_lfsr_gal_test.28424143026539037926635216706092804541165555990242893702355343105171387025891
Directory /workspace/22.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/23.prim_lfsr_gal_test.32857444652229028907428798294877017793614854885270962024905198208494547227391
Short name T196
Test name
Test status
Simulation time 336352070000 ps
CPU time 561.17 seconds
Started Nov 22 12:25:59 PM PST 23
Finished Nov 22 12:49:25 PM PST 23
Peak memory 160920 kb
Host smart-b492e45f-7ce7-49ca-829c-97a27850f458
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=32857444652229028907428798294877017793614854885270962024905198208494547227391 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 23.
prim_lfsr_gal_test.32857444652229028907428798294877017793614854885270962024905198208494547227391
Directory /workspace/23.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/24.prim_lfsr_gal_test.58405586890393648368739580579637404935957494868127792101767145543413096005773
Short name T195
Test name
Test status
Simulation time 336352070000 ps
CPU time 616.43 seconds
Started Nov 22 12:27:41 PM PST 23
Finished Nov 22 12:52:31 PM PST 23
Peak memory 159900 kb
Host smart-f5a6de4a-d4e0-4f34-9010-7f55e9c34881
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=58405586890393648368739580579637404935957494868127792101767145543413096005773 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 24.
prim_lfsr_gal_test.58405586890393648368739580579637404935957494868127792101767145543413096005773
Directory /workspace/24.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/25.prim_lfsr_gal_test.2407988304787466453075830246809947856489751141996221290274327328180065717067
Short name T175
Test name
Test status
Simulation time 336352070000 ps
CPU time 918.7 seconds
Started Nov 22 12:25:50 PM PST 23
Finished Nov 22 01:02:38 PM PST 23
Peak memory 160940 kb
Host smart-12bf1693-c1f9-4cae-810d-e337e56d6776
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=2407988304787466453075830246809947856489751141996221290274327328180065717067 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 25.p
rim_lfsr_gal_test.2407988304787466453075830246809947856489751141996221290274327328180065717067
Directory /workspace/25.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/26.prim_lfsr_gal_test.26700485335196931746563216867161491757482961143961960329608339487620693617635
Short name T194
Test name
Test status
Simulation time 336352070000 ps
CPU time 624.51 seconds
Started Nov 22 12:26:57 PM PST 23
Finished Nov 22 12:51:46 PM PST 23
Peak memory 159580 kb
Host smart-6588d26b-3c8f-4359-9f77-f8c776bcf7d1
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=26700485335196931746563216867161491757482961143961960329608339487620693617635 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 26.
prim_lfsr_gal_test.26700485335196931746563216867161491757482961143961960329608339487620693617635
Directory /workspace/26.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/27.prim_lfsr_gal_test.32143302284291233388347977483341764965258129494622861716425934272944252664762
Short name T188
Test name
Test status
Simulation time 336352070000 ps
CPU time 919.94 seconds
Started Nov 22 12:20:33 PM PST 23
Finished Nov 22 12:57:20 PM PST 23
Peak memory 160812 kb
Host smart-762cb182-a2e7-40e2-b07a-691599cab889
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=32143302284291233388347977483341764965258129494622861716425934272944252664762 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 27.
prim_lfsr_gal_test.32143302284291233388347977483341764965258129494622861716425934272944252664762
Directory /workspace/27.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/28.prim_lfsr_gal_test.98920742567924518905886232261270450773725561417043135417864135702589456881990
Short name T180
Test name
Test status
Simulation time 336352070000 ps
CPU time 826.16 seconds
Started Nov 22 12:20:30 PM PST 23
Finished Nov 22 12:53:42 PM PST 23
Peak memory 161016 kb
Host smart-11438bc8-06bd-4339-bf16-74ee91b9eaa1
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=98920742567924518905886232261270450773725561417043135417864135702589456881990 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 28.
prim_lfsr_gal_test.98920742567924518905886232261270450773725561417043135417864135702589456881990
Directory /workspace/28.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/29.prim_lfsr_gal_test.31632859575376625232399120524188054494466778215241812681798338446612298550863
Short name T33
Test name
Test status
Simulation time 336352070000 ps
CPU time 824.27 seconds
Started Nov 22 12:20:29 PM PST 23
Finished Nov 22 12:53:38 PM PST 23
Peak memory 161016 kb
Host smart-bd4cfa8d-b0b4-44dc-8256-4d565824eef7
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=31632859575376625232399120524188054494466778215241812681798338446612298550863 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 29.
prim_lfsr_gal_test.31632859575376625232399120524188054494466778215241812681798338446612298550863
Directory /workspace/29.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/3.prim_lfsr_gal_test.56841066922204206822194729814255952907239644742242289552079545276878279681536
Short name T177
Test name
Test status
Simulation time 336352070000 ps
CPU time 609 seconds
Started Nov 22 12:26:07 PM PST 23
Finished Nov 22 12:50:52 PM PST 23
Peak memory 160956 kb
Host smart-3738215a-b472-4342-8da7-2c548d801e55
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=56841066922204206822194729814255952907239644742242289552079545276878279681536 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 3.p
rim_lfsr_gal_test.56841066922204206822194729814255952907239644742242289552079545276878279681536
Directory /workspace/3.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/30.prim_lfsr_gal_test.12065891368584930815150102066616888252079834056575891181735139282416768362858
Short name T166
Test name
Test status
Simulation time 336352070000 ps
CPU time 973.58 seconds
Started Nov 22 12:20:43 PM PST 23
Finished Nov 22 12:59:49 PM PST 23
Peak memory 160932 kb
Host smart-5c1c5f09-88eb-4b64-87f2-e9cfdb086ea0
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=12065891368584930815150102066616888252079834056575891181735139282416768362858 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 30.
prim_lfsr_gal_test.12065891368584930815150102066616888252079834056575891181735139282416768362858
Directory /workspace/30.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/31.prim_lfsr_gal_test.49127932598861537659913633036757740509879014222438725099699886806763977872735
Short name T163
Test name
Test status
Simulation time 336352070000 ps
CPU time 888.48 seconds
Started Nov 22 12:21:24 PM PST 23
Finished Nov 22 12:57:30 PM PST 23
Peak memory 160956 kb
Host smart-a638fcff-b691-417f-b0f0-01f6703739dc
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=49127932598861537659913633036757740509879014222438725099699886806763977872735 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 31.
prim_lfsr_gal_test.49127932598861537659913633036757740509879014222438725099699886806763977872735
Directory /workspace/31.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/32.prim_lfsr_gal_test.37317122655173807112264397686660804509806125773746282372232717812705524207618
Short name T40
Test name
Test status
Simulation time 336352070000 ps
CPU time 496.09 seconds
Started Nov 22 12:26:13 PM PST 23
Finished Nov 22 12:46:46 PM PST 23
Peak memory 159972 kb
Host smart-01d3e393-c2db-403a-b5d9-ed8e8919226d
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=37317122655173807112264397686660804509806125773746282372232717812705524207618 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 32.
prim_lfsr_gal_test.37317122655173807112264397686660804509806125773746282372232717812705524207618
Directory /workspace/32.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/33.prim_lfsr_gal_test.108165803636308848671858170698203237665467692201405677803521444934846614982950
Short name T172
Test name
Test status
Simulation time 336352070000 ps
CPU time 819.46 seconds
Started Nov 22 12:20:28 PM PST 23
Finished Nov 22 12:53:29 PM PST 23
Peak memory 160944 kb
Host smart-0685c9ff-a849-4911-9533-6be8a133639e
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=108165803636308848671858170698203237665467692201405677803521444934846614982950 -assert nopostproc +UVM_TESTNA
ME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 33
.prim_lfsr_gal_test.108165803636308848671858170698203237665467692201405677803521444934846614982950
Directory /workspace/33.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/34.prim_lfsr_gal_test.109318287585049188022027128178681178904252965575768029038457191830775538361413
Short name T161
Test name
Test status
Simulation time 336352070000 ps
CPU time 815.76 seconds
Started Nov 22 12:20:30 PM PST 23
Finished Nov 22 12:53:37 PM PST 23
Peak memory 161020 kb
Host smart-392994d8-bc96-476a-921e-3ee2eb561496
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=109318287585049188022027128178681178904252965575768029038457191830775538361413 -assert nopostproc +UVM_TESTNA
ME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 34
.prim_lfsr_gal_test.109318287585049188022027128178681178904252965575768029038457191830775538361413
Directory /workspace/34.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/35.prim_lfsr_gal_test.51257966592898297754781941988183905945143665865891723179035057272509955549529
Short name T37
Test name
Test status
Simulation time 336352070000 ps
CPU time 538.61 seconds
Started Nov 22 12:26:17 PM PST 23
Finished Nov 22 12:48:28 PM PST 23
Peak memory 160616 kb
Host smart-ce987dfa-ed6c-492e-9f42-83009df732f8
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=51257966592898297754781941988183905945143665865891723179035057272509955549529 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 35.
prim_lfsr_gal_test.51257966592898297754781941988183905945143665865891723179035057272509955549529
Directory /workspace/35.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/36.prim_lfsr_gal_test.53590163925867893178085237735714988993319939900279765407915981536285096623792
Short name T167
Test name
Test status
Simulation time 336352070000 ps
CPU time 602.63 seconds
Started Nov 22 12:27:47 PM PST 23
Finished Nov 22 12:52:06 PM PST 23
Peak memory 160620 kb
Host smart-2e9ca518-4d96-4a2f-9377-38a70d1c3b67
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=53590163925867893178085237735714988993319939900279765407915981536285096623792 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 36.
prim_lfsr_gal_test.53590163925867893178085237735714988993319939900279765407915981536285096623792
Directory /workspace/36.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/37.prim_lfsr_gal_test.7677363817884967889360370657228663953196773761801529243574804244254338637675
Short name T199
Test name
Test status
Simulation time 336352070000 ps
CPU time 611.79 seconds
Started Nov 22 12:20:45 PM PST 23
Finished Nov 22 12:45:48 PM PST 23
Peak memory 159988 kb
Host smart-3d286f8c-cf2e-4154-9e9b-0fa3426c8a4f
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=7677363817884967889360370657228663953196773761801529243574804244254338637675 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 37.p
rim_lfsr_gal_test.7677363817884967889360370657228663953196773761801529243574804244254338637675
Directory /workspace/37.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/38.prim_lfsr_gal_test.26899079881582808161380187049147350178730996683519837822460160789359157194357
Short name T165
Test name
Test status
Simulation time 336352070000 ps
CPU time 682.83 seconds
Started Nov 22 12:20:49 PM PST 23
Finished Nov 22 12:48:16 PM PST 23
Peak memory 159984 kb
Host smart-08f02bd4-49b8-4c88-8553-e1560d9246d7
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=26899079881582808161380187049147350178730996683519837822460160789359157194357 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 38.
prim_lfsr_gal_test.26899079881582808161380187049147350178730996683519837822460160789359157194357
Directory /workspace/38.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/39.prim_lfsr_gal_test.95321605428934922480452426772174055120071116911152598264250729203436139093688
Short name T187
Test name
Test status
Simulation time 336352070000 ps
CPU time 592.13 seconds
Started Nov 22 12:27:47 PM PST 23
Finished Nov 22 12:52:30 PM PST 23
Peak memory 159764 kb
Host smart-b22f3312-88ba-471c-b92e-ec4bd53fc350
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=95321605428934922480452426772174055120071116911152598264250729203436139093688 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 39.
prim_lfsr_gal_test.95321605428934922480452426772174055120071116911152598264250729203436139093688
Directory /workspace/39.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/4.prim_lfsr_gal_test.103167737343412948475369238937655306213643232451891973519535954705566302326608
Short name T191
Test name
Test status
Simulation time 336352070000 ps
CPU time 980.64 seconds
Started Nov 22 12:20:45 PM PST 23
Finished Nov 22 01:00:05 PM PST 23
Peak memory 160712 kb
Host smart-a91a77a9-3605-493f-8c4b-c123622b8bb9
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=103167737343412948475369238937655306213643232451891973519535954705566302326608 -assert nopostproc +UVM_TESTNA
ME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 4.
prim_lfsr_gal_test.103167737343412948475369238937655306213643232451891973519535954705566302326608
Directory /workspace/4.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/40.prim_lfsr_gal_test.13199818563444918644048370123831226406881226402876156060601391292535744483356
Short name T176
Test name
Test status
Simulation time 336352070000 ps
CPU time 971.37 seconds
Started Nov 22 12:20:43 PM PST 23
Finished Nov 22 12:59:39 PM PST 23
Peak memory 160940 kb
Host smart-fd69e4fe-9d27-4b8f-b615-27aa34659465
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=13199818563444918644048370123831226406881226402876156060601391292535744483356 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 40.
prim_lfsr_gal_test.13199818563444918644048370123831226406881226402876156060601391292535744483356
Directory /workspace/40.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/41.prim_lfsr_gal_test.48673165008427292289894091315778268766844674248537070342856058153530933547799
Short name T173
Test name
Test status
Simulation time 336352070000 ps
CPU time 894.55 seconds
Started Nov 22 12:21:24 PM PST 23
Finished Nov 22 12:57:39 PM PST 23
Peak memory 160984 kb
Host smart-f6b1d006-d62b-4891-9264-7591e2426574
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=48673165008427292289894091315778268766844674248537070342856058153530933547799 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 41.
prim_lfsr_gal_test.48673165008427292289894091315778268766844674248537070342856058153530933547799
Directory /workspace/41.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/42.prim_lfsr_gal_test.84273814906590016034695348004501063743695258958773147117478516154874427900851
Short name T185
Test name
Test status
Simulation time 336352070000 ps
CPU time 1019.96 seconds
Started Nov 22 12:20:37 PM PST 23
Finished Nov 22 01:01:26 PM PST 23
Peak memory 160648 kb
Host smart-35de92a2-85d5-4ed7-aeab-8a74a572c8ac
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=84273814906590016034695348004501063743695258958773147117478516154874427900851 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 42.
prim_lfsr_gal_test.84273814906590016034695348004501063743695258958773147117478516154874427900851
Directory /workspace/42.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/43.prim_lfsr_gal_test.112847097922642744915027162223647239641151579967915217360960492786313487559187
Short name T171
Test name
Test status
Simulation time 336352070000 ps
CPU time 889.88 seconds
Started Nov 22 12:21:24 PM PST 23
Finished Nov 22 12:57:33 PM PST 23
Peak memory 160984 kb
Host smart-ed8be37d-a469-408c-b4e2-1b24a7b5b80c
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=112847097922642744915027162223647239641151579967915217360960492786313487559187 -assert nopostproc +UVM_TESTNA
ME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 43
.prim_lfsr_gal_test.112847097922642744915027162223647239641151579967915217360960492786313487559187
Directory /workspace/43.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/44.prim_lfsr_gal_test.17278286518977706087356554781985352995319172504087021100408218107022322920273
Short name T178
Test name
Test status
Simulation time 336352070000 ps
CPU time 1010.11 seconds
Started Nov 22 12:20:26 PM PST 23
Finished Nov 22 01:00:14 PM PST 23
Peak memory 159560 kb
Host smart-cdc8a226-7bae-4d49-ad09-cec52b47672a
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=17278286518977706087356554781985352995319172504087021100408218107022322920273 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 44.
prim_lfsr_gal_test.17278286518977706087356554781985352995319172504087021100408218107022322920273
Directory /workspace/44.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/45.prim_lfsr_gal_test.61254905640977042149883959062659911038390838717838772972688128645371969307528
Short name T34
Test name
Test status
Simulation time 336352070000 ps
CPU time 891.85 seconds
Started Nov 22 12:20:49 PM PST 23
Finished Nov 22 12:56:53 PM PST 23
Peak memory 160804 kb
Host smart-7337070b-db0f-4fa0-a9c2-91d8e7fe9410
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=61254905640977042149883959062659911038390838717838772972688128645371969307528 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 45.
prim_lfsr_gal_test.61254905640977042149883959062659911038390838717838772972688128645371969307528
Directory /workspace/45.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/46.prim_lfsr_gal_test.41215006671660498914560123748993153558363013703915555477810910950951897296555
Short name T168
Test name
Test status
Simulation time 336352070000 ps
CPU time 628.25 seconds
Started Nov 22 12:26:57 PM PST 23
Finished Nov 22 12:52:00 PM PST 23
Peak memory 159556 kb
Host smart-1217f9d1-3ff9-4605-8703-1e2220baa111
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=41215006671660498914560123748993153558363013703915555477810910950951897296555 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 46.
prim_lfsr_gal_test.41215006671660498914560123748993153558363013703915555477810910950951897296555
Directory /workspace/46.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/47.prim_lfsr_gal_test.59192031277939511669966001046798185327732485168190304069247797902846758760093
Short name T190
Test name
Test status
Simulation time 336352070000 ps
CPU time 714.32 seconds
Started Nov 22 12:20:49 PM PST 23
Finished Nov 22 12:49:04 PM PST 23
Peak memory 159408 kb
Host smart-10660e34-8849-4f15-99fc-bffac00941d7
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=59192031277939511669966001046798185327732485168190304069247797902846758760093 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 47.
prim_lfsr_gal_test.59192031277939511669966001046798185327732485168190304069247797902846758760093
Directory /workspace/47.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/48.prim_lfsr_gal_test.71333178902674123103627082836958380913065831282259401356263156300318642612238
Short name T183
Test name
Test status
Simulation time 336352070000 ps
CPU time 709.54 seconds
Started Nov 22 12:20:49 PM PST 23
Finished Nov 22 12:48:47 PM PST 23
Peak memory 159324 kb
Host smart-c4ee11ee-4e0b-48d1-ab31-e7f6c3256ef0
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=71333178902674123103627082836958380913065831282259401356263156300318642612238 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 48.
prim_lfsr_gal_test.71333178902674123103627082836958380913065831282259401356263156300318642612238
Directory /workspace/48.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/49.prim_lfsr_gal_test.68646780835271498799555250334059372772260524787491784310054243729356383029630
Short name T170
Test name
Test status
Simulation time 336352070000 ps
CPU time 927.9 seconds
Started Nov 22 12:20:35 PM PST 23
Finished Nov 22 12:57:34 PM PST 23
Peak memory 160812 kb
Host smart-1b63e384-0dca-492c-ba1d-12fb01b8fa97
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=68646780835271498799555250334059372772260524787491784310054243729356383029630 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 49.
prim_lfsr_gal_test.68646780835271498799555250334059372772260524787491784310054243729356383029630
Directory /workspace/49.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/5.prim_lfsr_gal_test.4456238136865351071321233173445194939054287145841005772384949178020025104218
Short name T182
Test name
Test status
Simulation time 336352070000 ps
CPU time 594.11 seconds
Started Nov 22 12:27:45 PM PST 23
Finished Nov 22 12:51:38 PM PST 23
Peak memory 160632 kb
Host smart-487ebe53-e947-4efa-ac37-00b70402011e
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=4456238136865351071321233173445194939054287145841005772384949178020025104218 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 5.pr
im_lfsr_gal_test.4456238136865351071321233173445194939054287145841005772384949178020025104218
Directory /workspace/5.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/6.prim_lfsr_gal_test.51287668873889494583271766598849098686994118849228339411984199336964353566367
Short name T179
Test name
Test status
Simulation time 336352070000 ps
CPU time 824.95 seconds
Started Nov 22 12:20:29 PM PST 23
Finished Nov 22 12:53:43 PM PST 23
Peak memory 161032 kb
Host smart-85dc5bae-054b-48ca-a831-95349f30f857
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=51287668873889494583271766598849098686994118849228339411984199336964353566367 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 6.p
rim_lfsr_gal_test.51287668873889494583271766598849098686994118849228339411984199336964353566367
Directory /workspace/6.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/7.prim_lfsr_gal_test.51862383137633609744347972642469859783125474607092973776632723650592555407045
Short name T181
Test name
Test status
Simulation time 336352070000 ps
CPU time 820.2 seconds
Started Nov 22 12:20:29 PM PST 23
Finished Nov 22 12:53:39 PM PST 23
Peak memory 161012 kb
Host smart-9f17e61a-863e-4373-9955-46faff4b1c63
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=51862383137633609744347972642469859783125474607092973776632723650592555407045 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 7.p
rim_lfsr_gal_test.51862383137633609744347972642469859783125474607092973776632723650592555407045
Directory /workspace/7.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/8.prim_lfsr_gal_test.11067086903826261083444698716086809864161621167443411514958853719788094451943
Short name T174
Test name
Test status
Simulation time 336352070000 ps
CPU time 592.04 seconds
Started Nov 22 12:27:45 PM PST 23
Finished Nov 22 12:51:37 PM PST 23
Peak memory 160628 kb
Host smart-373a5f2c-5bcd-4585-98e9-f3e2308c5bee
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=11067086903826261083444698716086809864161621167443411514958853719788094451943 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 8.p
rim_lfsr_gal_test.11067086903826261083444698716086809864161621167443411514958853719788094451943
Directory /workspace/8.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_24_gal/9.prim_lfsr_gal_test.106706419956759659518592624340797688120192257191109394308306362883499665635618
Short name T192
Test name
Test status
Simulation time 336352070000 ps
CPU time 680.68 seconds
Started Nov 22 12:21:39 PM PST 23
Finished Nov 22 12:49:05 PM PST 23
Peak memory 160880 kb
Host smart-02379a08-531d-4bd7-bad2-567c65ca0674
User root
Command /workspace/prim_lfsr_dw_24_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/
hw/dv/tools/sim.tcl +ntb_random_seed=106706419956759659518592624340797688120192257191109394308306362883499665635618 -assert nopostproc +UVM_TESTNA
ME= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_24_gal.vdb -cm_log /dev/null -cm_name 9.
prim_lfsr_gal_test.106706419956759659518592624340797688120192257191109394308306362883499665635618
Directory /workspace/9.prim_lfsr_gal_test/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/0.prim_lfsr_fib_smoke.65160009226507315778510868237702935050685104126480404551499572242480531566151
Short name T87
Test name
Test status
Simulation time 1468330000 ps
CPU time 4.43 seconds
Started Nov 22 12:20:42 PM PST 23
Finished Nov 22 12:20:53 PM PST 23
Peak memory 153512 kb
Host smart-abcfa770-63ac-4709-95ca-8bca374277d3
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=65160009226507315778510868237702935050685104126480404551499572242480531566151 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 0.pri
m_lfsr_fib_smoke.65160009226507315778510868237702935050685104126480404551499572242480531566151
Directory /workspace/0.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/1.prim_lfsr_fib_smoke.59821531598126521518129293540468760500331061619160122748580201825885823768678
Short name T111
Test name
Test status
Simulation time 1468330000 ps
CPU time 4.51 seconds
Started Nov 22 12:19:54 PM PST 23
Finished Nov 22 12:20:05 PM PST 23
Peak memory 156144 kb
Host smart-b8f5ba0a-136e-47c6-87c9-9ff04cd1b2e7
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=59821531598126521518129293540468760500331061619160122748580201825885823768678 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 1.pri
m_lfsr_fib_smoke.59821531598126521518129293540468760500331061619160122748580201825885823768678
Directory /workspace/1.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/10.prim_lfsr_fib_smoke.71034179512967684314465554496781100143480052005471276872471800665264030982518
Short name T104
Test name
Test status
Simulation time 1468330000 ps
CPU time 3.97 seconds
Started Nov 22 12:20:03 PM PST 23
Finished Nov 22 12:20:12 PM PST 23
Peak memory 156140 kb
Host smart-75b8d661-f581-4059-82a8-81928212f202
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=71034179512967684314465554496781100143480052005471276872471800665264030982518 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 10.pr
im_lfsr_fib_smoke.71034179512967684314465554496781100143480052005471276872471800665264030982518
Directory /workspace/10.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/11.prim_lfsr_fib_smoke.23361299700519081911096850861304198414224637031631438157261400936916330874086
Short name T92
Test name
Test status
Simulation time 1468330000 ps
CPU time 4.95 seconds
Started Nov 22 12:20:08 PM PST 23
Finished Nov 22 12:20:19 PM PST 23
Peak memory 155724 kb
Host smart-b6bc95e3-2c2c-4922-8a3f-fcf6cd628f80
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=23361299700519081911096850861304198414224637031631438157261400936916330874086 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 11.pr
im_lfsr_fib_smoke.23361299700519081911096850861304198414224637031631438157261400936916330874086
Directory /workspace/11.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/12.prim_lfsr_fib_smoke.80144069280237413091298567474205918187221898693318722541139028842033517934634
Short name T100
Test name
Test status
Simulation time 1468330000 ps
CPU time 4.58 seconds
Started Nov 22 12:20:42 PM PST 23
Finished Nov 22 12:20:53 PM PST 23
Peak memory 153224 kb
Host smart-3509eafc-4808-42ad-8efc-133f6fa47aa6
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=80144069280237413091298567474205918187221898693318722541139028842033517934634 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 12.pr
im_lfsr_fib_smoke.80144069280237413091298567474205918187221898693318722541139028842033517934634
Directory /workspace/12.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/13.prim_lfsr_fib_smoke.45665953265266273558408964548003746153644223899017339446893741684347070655050
Short name T85
Test name
Test status
Simulation time 1468330000 ps
CPU time 4.39 seconds
Started Nov 22 12:20:42 PM PST 23
Finished Nov 22 12:20:53 PM PST 23
Peak memory 153092 kb
Host smart-64047682-63f3-48b5-bdc5-e06f2274c516
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=45665953265266273558408964548003746153644223899017339446893741684347070655050 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 13.pr
im_lfsr_fib_smoke.45665953265266273558408964548003746153644223899017339446893741684347070655050
Directory /workspace/13.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/14.prim_lfsr_fib_smoke.111556110260376883242820868017979785974910369072743842848483560499068406129951
Short name T118
Test name
Test status
Simulation time 1468330000 ps
CPU time 4.51 seconds
Started Nov 22 12:20:42 PM PST 23
Finished Nov 22 12:20:53 PM PST 23
Peak memory 153512 kb
Host smart-26fa55b4-c194-43d3-95b2-091200bfd7f7
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=111556110260376883242820868017979785974910369072743842848483560499068406129951 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 14.p
rim_lfsr_fib_smoke.111556110260376883242820868017979785974910369072743842848483560499068406129951
Directory /workspace/14.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/15.prim_lfsr_fib_smoke.82376165497900773079657259060678770597675934251592436656946135188025322464061
Short name T97
Test name
Test status
Simulation time 1468330000 ps
CPU time 4.33 seconds
Started Nov 22 12:20:42 PM PST 23
Finished Nov 22 12:20:53 PM PST 23
Peak memory 153192 kb
Host smart-7840d706-6182-4716-9273-af8bf7fa76bf
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=82376165497900773079657259060678770597675934251592436656946135188025322464061 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 15.pr
im_lfsr_fib_smoke.82376165497900773079657259060678770597675934251592436656946135188025322464061
Directory /workspace/15.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/16.prim_lfsr_fib_smoke.93421949232422656106833625728125705089196214225952297876181388009004393760163
Short name T115
Test name
Test status
Simulation time 1468330000 ps
CPU time 4.07 seconds
Started Nov 22 12:20:44 PM PST 23
Finished Nov 22 12:20:54 PM PST 23
Peak memory 155588 kb
Host smart-888b1d4a-bf8d-47c3-b303-fcf17f3eabfb
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=93421949232422656106833625728125705089196214225952297876181388009004393760163 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 16.pr
im_lfsr_fib_smoke.93421949232422656106833625728125705089196214225952297876181388009004393760163
Directory /workspace/16.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/18.prim_lfsr_fib_smoke.13940947758582920478224614793752215914880953809725913963413094713812960291997
Short name T28
Test name
Test status
Simulation time 1468330000 ps
CPU time 5.37 seconds
Started Nov 22 12:20:07 PM PST 23
Finished Nov 22 12:20:20 PM PST 23
Peak memory 155220 kb
Host smart-7aa7d3ca-5091-4fd5-8b80-7c6226f0832e
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=13940947758582920478224614793752215914880953809725913963413094713812960291997 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 18.pr
im_lfsr_fib_smoke.13940947758582920478224614793752215914880953809725913963413094713812960291997
Directory /workspace/18.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/19.prim_lfsr_fib_smoke.12902204039116599146010373329422258280773354659020983746923665684036483725864
Short name T86
Test name
Test status
Simulation time 1468330000 ps
CPU time 4.42 seconds
Started Nov 22 12:20:42 PM PST 23
Finished Nov 22 12:20:53 PM PST 23
Peak memory 153268 kb
Host smart-b670d05a-1844-49c2-bb47-5bcb9e83bb1a
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=12902204039116599146010373329422258280773354659020983746923665684036483725864 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 19.pr
im_lfsr_fib_smoke.12902204039116599146010373329422258280773354659020983746923665684036483725864
Directory /workspace/19.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/2.prim_lfsr_fib_smoke.17668921077991870434201820872205798799172345239828411491205862518479455015275
Short name T30
Test name
Test status
Simulation time 1468330000 ps
CPU time 5.09 seconds
Started Nov 22 12:20:07 PM PST 23
Finished Nov 22 12:20:19 PM PST 23
Peak memory 154328 kb
Host smart-8b7bf4f2-b44f-4811-b547-856f512a6fe2
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=17668921077991870434201820872205798799172345239828411491205862518479455015275 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 2.pri
m_lfsr_fib_smoke.17668921077991870434201820872205798799172345239828411491205862518479455015275
Directory /workspace/2.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/20.prim_lfsr_fib_smoke.56786325260853048997913398821221234629081822022784425310983894294441375176579
Short name T88
Test name
Test status
Simulation time 1468330000 ps
CPU time 4.42 seconds
Started Nov 22 12:20:03 PM PST 23
Finished Nov 22 12:20:13 PM PST 23
Peak memory 156180 kb
Host smart-396610e3-a9ee-4685-b345-b563afe1d35e
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=56786325260853048997913398821221234629081822022784425310983894294441375176579 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 20.pr
im_lfsr_fib_smoke.56786325260853048997913398821221234629081822022784425310983894294441375176579
Directory /workspace/20.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/21.prim_lfsr_fib_smoke.37237712006912616995362948276476978655268615488047832150451564175962398076051
Short name T90
Test name
Test status
Simulation time 1468330000 ps
CPU time 4.13 seconds
Started Nov 22 12:20:43 PM PST 23
Finished Nov 22 12:20:53 PM PST 23
Peak memory 155988 kb
Host smart-b4ca6f37-cce0-45ca-a00c-3c3beb706a5a
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=37237712006912616995362948276476978655268615488047832150451564175962398076051 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 21.pr
im_lfsr_fib_smoke.37237712006912616995362948276476978655268615488047832150451564175962398076051
Directory /workspace/21.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/22.prim_lfsr_fib_smoke.112713598097624338862806732044800483701334865785933867976888397812849015981742
Short name T108
Test name
Test status
Simulation time 1468330000 ps
CPU time 5.34 seconds
Started Nov 22 12:20:07 PM PST 23
Finished Nov 22 12:20:20 PM PST 23
Peak memory 154568 kb
Host smart-f9678abe-0d35-4f01-ae08-6a43ce4c9061
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=112713598097624338862806732044800483701334865785933867976888397812849015981742 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 22.p
rim_lfsr_fib_smoke.112713598097624338862806732044800483701334865785933867976888397812849015981742
Directory /workspace/22.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/23.prim_lfsr_fib_smoke.5337069677791041805712474829704493597996412960303837521564590116306844156276
Short name T6
Test name
Test status
Simulation time 1468330000 ps
CPU time 5.15 seconds
Started Nov 22 12:20:07 PM PST 23
Finished Nov 22 12:20:19 PM PST 23
Peak memory 153704 kb
Host smart-8c578adf-0511-405e-b6cc-1114b84197c3
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=5337069677791041805712474829704493597996412960303837521564590116306844156276 -assert nopostproc +UVM_TESTNAME=
+UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 23.pri
m_lfsr_fib_smoke.5337069677791041805712474829704493597996412960303837521564590116306844156276
Directory /workspace/23.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/24.prim_lfsr_fib_smoke.10411275750079559535203784969072736968050764971133301058187546322769107877916
Short name T81
Test name
Test status
Simulation time 1468330000 ps
CPU time 5.34 seconds
Started Nov 22 12:20:07 PM PST 23
Finished Nov 22 12:20:20 PM PST 23
Peak memory 155260 kb
Host smart-b4aab658-d551-4a54-a815-75742d972d2c
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=10411275750079559535203784969072736968050764971133301058187546322769107877916 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 24.pr
im_lfsr_fib_smoke.10411275750079559535203784969072736968050764971133301058187546322769107877916
Directory /workspace/24.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/25.prim_lfsr_fib_smoke.31927658151518919221664054529889281248513133268643547808404159513734906022232
Short name T89
Test name
Test status
Simulation time 1468330000 ps
CPU time 4.69 seconds
Started Nov 22 12:21:07 PM PST 23
Finished Nov 22 12:21:18 PM PST 23
Peak memory 153128 kb
Host smart-208b37b4-9aa7-442d-b95b-dc69a9fc2590
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=31927658151518919221664054529889281248513133268643547808404159513734906022232 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 25.pr
im_lfsr_fib_smoke.31927658151518919221664054529889281248513133268643547808404159513734906022232
Directory /workspace/25.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/26.prim_lfsr_fib_smoke.78304770221945823933579436064076519077144258780644368765752422696231309333140
Short name T94
Test name
Test status
Simulation time 1468330000 ps
CPU time 3.96 seconds
Started Nov 22 12:20:34 PM PST 23
Finished Nov 22 12:20:43 PM PST 23
Peak memory 155632 kb
Host smart-ca5f0619-dd71-46a4-a063-5378a8758cf9
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=78304770221945823933579436064076519077144258780644368765752422696231309333140 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 26.pr
im_lfsr_fib_smoke.78304770221945823933579436064076519077144258780644368765752422696231309333140
Directory /workspace/26.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/27.prim_lfsr_fib_smoke.56771072286227149411083230961759226687818692769874859013046488302004325224549
Short name T99
Test name
Test status
Simulation time 1468330000 ps
CPU time 4.88 seconds
Started Nov 22 12:21:07 PM PST 23
Finished Nov 22 12:21:19 PM PST 23
Peak memory 152620 kb
Host smart-0a11e4ad-2104-42a9-8190-6ea9903f14ee
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=56771072286227149411083230961759226687818692769874859013046488302004325224549 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 27.pr
im_lfsr_fib_smoke.56771072286227149411083230961759226687818692769874859013046488302004325224549
Directory /workspace/27.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/28.prim_lfsr_fib_smoke.36443679234673218856638290264371356754732533469793365446085524769200285746863
Short name T101
Test name
Test status
Simulation time 1468330000 ps
CPU time 4.13 seconds
Started Nov 22 12:19:59 PM PST 23
Finished Nov 22 12:20:08 PM PST 23
Peak memory 155688 kb
Host smart-bde409e2-505d-47c8-9b6e-74c2c4c5d8b8
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=36443679234673218856638290264371356754732533469793365446085524769200285746863 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 28.pr
im_lfsr_fib_smoke.36443679234673218856638290264371356754732533469793365446085524769200285746863
Directory /workspace/28.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/29.prim_lfsr_fib_smoke.90427400107630020708007280707274595259315359786034802527569691503094264043515
Short name T103
Test name
Test status
Simulation time 1468330000 ps
CPU time 4.58 seconds
Started Nov 22 12:21:07 PM PST 23
Finished Nov 22 12:21:18 PM PST 23
Peak memory 153876 kb
Host smart-ea670443-fca4-44c0-a942-e5527e65ea91
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=90427400107630020708007280707274595259315359786034802527569691503094264043515 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 29.pr
im_lfsr_fib_smoke.90427400107630020708007280707274595259315359786034802527569691503094264043515
Directory /workspace/29.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/3.prim_lfsr_fib_smoke.20536537240079645270950333017891992077265640548638447008705643911613888831122
Short name T112
Test name
Test status
Simulation time 1468330000 ps
CPU time 4.26 seconds
Started Nov 22 12:19:55 PM PST 23
Finished Nov 22 12:20:05 PM PST 23
Peak memory 156144 kb
Host smart-119fbbf4-27da-43d6-be90-01d34f3f833b
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=20536537240079645270950333017891992077265640548638447008705643911613888831122 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 3.pri
m_lfsr_fib_smoke.20536537240079645270950333017891992077265640548638447008705643911613888831122
Directory /workspace/3.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/30.prim_lfsr_fib_smoke.59716952734264497544345903357400878911704586884588084785141486655003813996823
Short name T107
Test name
Test status
Simulation time 1468330000 ps
CPU time 4.08 seconds
Started Nov 22 12:20:29 PM PST 23
Finished Nov 22 12:20:39 PM PST 23
Peak memory 154668 kb
Host smart-c0819413-6864-4369-9d6e-55f50bd9633d
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=59716952734264497544345903357400878911704586884588084785141486655003813996823 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 30.pr
im_lfsr_fib_smoke.59716952734264497544345903357400878911704586884588084785141486655003813996823
Directory /workspace/30.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/31.prim_lfsr_fib_smoke.16693093190640149324443880292669145382902484852447937454482289750525026696362
Short name T110
Test name
Test status
Simulation time 1468330000 ps
CPU time 3.93 seconds
Started Nov 22 12:20:34 PM PST 23
Finished Nov 22 12:20:43 PM PST 23
Peak memory 155632 kb
Host smart-33099da3-f1d7-419e-84bb-150e83f56335
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=16693093190640149324443880292669145382902484852447937454482289750525026696362 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 31.pr
im_lfsr_fib_smoke.16693093190640149324443880292669145382902484852447937454482289750525026696362
Directory /workspace/31.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/32.prim_lfsr_fib_smoke.96017933904603161064029600447971392657198055818642404629843573154360002997343
Short name T83
Test name
Test status
Simulation time 1468330000 ps
CPU time 4.28 seconds
Started Nov 22 12:20:22 PM PST 23
Finished Nov 22 12:20:32 PM PST 23
Peak memory 156272 kb
Host smart-ad845dfa-1d2e-42b7-9f6e-f3623f87179c
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=96017933904603161064029600447971392657198055818642404629843573154360002997343 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 32.pr
im_lfsr_fib_smoke.96017933904603161064029600447971392657198055818642404629843573154360002997343
Directory /workspace/32.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/33.prim_lfsr_fib_smoke.98799542887420570169002608987577442692997793067928729320430388048809206453208
Short name T106
Test name
Test status
Simulation time 1468330000 ps
CPU time 5.17 seconds
Started Nov 22 12:21:07 PM PST 23
Finished Nov 22 12:21:19 PM PST 23
Peak memory 153204 kb
Host smart-8eee0037-333c-44a7-88db-21cfaf7a5eeb
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=98799542887420570169002608987577442692997793067928729320430388048809206453208 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 33.pr
im_lfsr_fib_smoke.98799542887420570169002608987577442692997793067928729320430388048809206453208
Directory /workspace/33.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/34.prim_lfsr_fib_smoke.81855339746447762029383918140913455284939860429169118780932340898500479152189
Short name T93
Test name
Test status
Simulation time 1468330000 ps
CPU time 4.09 seconds
Started Nov 22 12:20:04 PM PST 23
Finished Nov 22 12:20:13 PM PST 23
Peak memory 156188 kb
Host smart-a75a6f22-8afe-42dd-8ed7-0d30111bdbf3
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=81855339746447762029383918140913455284939860429169118780932340898500479152189 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 34.pr
im_lfsr_fib_smoke.81855339746447762029383918140913455284939860429169118780932340898500479152189
Directory /workspace/34.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/35.prim_lfsr_fib_smoke.35195385525696787695843934555931627036388852691293577805337074395168238358027
Short name T26
Test name
Test status
Simulation time 1468330000 ps
CPU time 3.61 seconds
Started Nov 22 12:20:09 PM PST 23
Finished Nov 22 12:20:17 PM PST 23
Peak memory 156188 kb
Host smart-e66324b1-abc6-4edd-88a9-a418f5dff67d
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=35195385525696787695843934555931627036388852691293577805337074395168238358027 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 35.pr
im_lfsr_fib_smoke.35195385525696787695843934555931627036388852691293577805337074395168238358027
Directory /workspace/35.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/36.prim_lfsr_fib_smoke.98540014361949894347240920963824744134845926136684860167949370214160889320840
Short name T27
Test name
Test status
Simulation time 1468330000 ps
CPU time 4.08 seconds
Started Nov 22 12:20:36 PM PST 23
Finished Nov 22 12:20:46 PM PST 23
Peak memory 155632 kb
Host smart-fb8f360f-8918-476a-ae02-d4894673a011
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=98540014361949894347240920963824744134845926136684860167949370214160889320840 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 36.pr
im_lfsr_fib_smoke.98540014361949894347240920963824744134845926136684860167949370214160889320840
Directory /workspace/36.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/37.prim_lfsr_fib_smoke.25966413533745263090365049342539998261624316000456323683372289319231254776318
Short name T114
Test name
Test status
Simulation time 1468330000 ps
CPU time 3.7 seconds
Started Nov 22 12:20:49 PM PST 23
Finished Nov 22 12:20:57 PM PST 23
Peak memory 156264 kb
Host smart-6a238119-8541-481b-b856-f5805fc2a2b2
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=25966413533745263090365049342539998261624316000456323683372289319231254776318 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 37.pr
im_lfsr_fib_smoke.25966413533745263090365049342539998261624316000456323683372289319231254776318
Directory /workspace/37.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/38.prim_lfsr_fib_smoke.13282806267510201613928852077611453753175508495279076892490860114156572586042
Short name T102
Test name
Test status
Simulation time 1468330000 ps
CPU time 3.97 seconds
Started Nov 22 12:20:29 PM PST 23
Finished Nov 22 12:20:39 PM PST 23
Peak memory 155500 kb
Host smart-8c894a22-ad3a-45e8-ad34-70c1bc2b6614
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=13282806267510201613928852077611453753175508495279076892490860114156572586042 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 38.pr
im_lfsr_fib_smoke.13282806267510201613928852077611453753175508495279076892490860114156572586042
Directory /workspace/38.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/39.prim_lfsr_fib_smoke.86057155275266687059190988007479977895204515366343338508342357533899659825899
Short name T109
Test name
Test status
Simulation time 1468330000 ps
CPU time 3.62 seconds
Started Nov 22 12:20:09 PM PST 23
Finished Nov 22 12:20:17 PM PST 23
Peak memory 156140 kb
Host smart-4f2220c3-68d6-41e8-99dd-d4c6250b30e5
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=86057155275266687059190988007479977895204515366343338508342357533899659825899 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 39.pr
im_lfsr_fib_smoke.86057155275266687059190988007479977895204515366343338508342357533899659825899
Directory /workspace/39.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/4.prim_lfsr_fib_smoke.54036301551482274637063317127133291206215805125402544074133329573132665122404
Short name T120
Test name
Test status
Simulation time 1468330000 ps
CPU time 4.36 seconds
Started Nov 22 12:20:03 PM PST 23
Finished Nov 22 12:20:13 PM PST 23
Peak memory 156184 kb
Host smart-a225ffe0-8dcd-464b-81ab-845363b14c38
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=54036301551482274637063317127133291206215805125402544074133329573132665122404 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 4.pri
m_lfsr_fib_smoke.54036301551482274637063317127133291206215805125402544074133329573132665122404
Directory /workspace/4.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/40.prim_lfsr_fib_smoke.100902425509471675530174263711324925147085722265805799069259795053385569689874
Short name T4
Test name
Test status
Simulation time 1468330000 ps
CPU time 4.75 seconds
Started Nov 22 12:21:07 PM PST 23
Finished Nov 22 12:21:18 PM PST 23
Peak memory 153084 kb
Host smart-7beb3b27-0a41-4eb3-a423-07b429155e3d
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=100902425509471675530174263711324925147085722265805799069259795053385569689874 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 40.p
rim_lfsr_fib_smoke.100902425509471675530174263711324925147085722265805799069259795053385569689874
Directory /workspace/40.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/41.prim_lfsr_fib_smoke.20427077795710121789880142207659936597612119159564813221295136004668013960962
Short name T113
Test name
Test status
Simulation time 1468330000 ps
CPU time 4.79 seconds
Started Nov 22 12:21:07 PM PST 23
Finished Nov 22 12:21:19 PM PST 23
Peak memory 153012 kb
Host smart-d7b00337-b645-4ce1-87e5-14690f434a8b
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=20427077795710121789880142207659936597612119159564813221295136004668013960962 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 41.pr
im_lfsr_fib_smoke.20427077795710121789880142207659936597612119159564813221295136004668013960962
Directory /workspace/41.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/42.prim_lfsr_fib_smoke.68250480040953951696527670577023095118986495140282229771352780018242333443999
Short name T117
Test name
Test status
Simulation time 1468330000 ps
CPU time 4.05 seconds
Started Nov 22 12:20:29 PM PST 23
Finished Nov 22 12:20:39 PM PST 23
Peak memory 155068 kb
Host smart-f0842fcb-46c7-4bdf-89c8-f758832ecbd1
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=68250480040953951696527670577023095118986495140282229771352780018242333443999 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 42.pr
im_lfsr_fib_smoke.68250480040953951696527670577023095118986495140282229771352780018242333443999
Directory /workspace/42.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/43.prim_lfsr_fib_smoke.57702228534292028239823925256689752482610559392753435264244325874580023949299
Short name T119
Test name
Test status
Simulation time 1468330000 ps
CPU time 4.03 seconds
Started Nov 22 12:20:31 PM PST 23
Finished Nov 22 12:20:41 PM PST 23
Peak memory 155632 kb
Host smart-82165ecb-5c5c-4de8-aa8f-9aee5c97fd9e
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=57702228534292028239823925256689752482610559392753435264244325874580023949299 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 43.pr
im_lfsr_fib_smoke.57702228534292028239823925256689752482610559392753435264244325874580023949299
Directory /workspace/43.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/44.prim_lfsr_fib_smoke.72288589196233657469422991104099895009175201464539749383857924734731260399860
Short name T116
Test name
Test status
Simulation time 1468330000 ps
CPU time 4.86 seconds
Started Nov 22 12:21:07 PM PST 23
Finished Nov 22 12:21:19 PM PST 23
Peak memory 152692 kb
Host smart-4278be78-bb2f-469b-a4d7-760608447800
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=72288589196233657469422991104099895009175201464539749383857924734731260399860 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 44.pr
im_lfsr_fib_smoke.72288589196233657469422991104099895009175201464539749383857924734731260399860
Directory /workspace/44.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/45.prim_lfsr_fib_smoke.52759533194443869407022355380214407103864256954667232537856129449402901445615
Short name T24
Test name
Test status
Simulation time 1468330000 ps
CPU time 4.26 seconds
Started Nov 22 12:20:01 PM PST 23
Finished Nov 22 12:20:11 PM PST 23
Peak memory 155712 kb
Host smart-3120ed07-8455-43cb-b6af-6101279dbd45
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=52759533194443869407022355380214407103864256954667232537856129449402901445615 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 45.pr
im_lfsr_fib_smoke.52759533194443869407022355380214407103864256954667232537856129449402901445615
Directory /workspace/45.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/46.prim_lfsr_fib_smoke.93606572461736309270201187810487909568709874084130994061212920548473389396562
Short name T95
Test name
Test status
Simulation time 1468330000 ps
CPU time 4.23 seconds
Started Nov 22 12:20:01 PM PST 23
Finished Nov 22 12:20:11 PM PST 23
Peak memory 155712 kb
Host smart-52652662-2ebd-4993-9688-b618a5364b2a
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=93606572461736309270201187810487909568709874084130994061212920548473389396562 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 46.pr
im_lfsr_fib_smoke.93606572461736309270201187810487909568709874084130994061212920548473389396562
Directory /workspace/46.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/47.prim_lfsr_fib_smoke.47961043982559800739618899811602596868932521236245221164647315609954960917427
Short name T84
Test name
Test status
Simulation time 1468330000 ps
CPU time 4.04 seconds
Started Nov 22 12:20:35 PM PST 23
Finished Nov 22 12:20:44 PM PST 23
Peak memory 155632 kb
Host smart-63dc0dfe-dd84-46d1-ba06-064775131a70
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=47961043982559800739618899811602596868932521236245221164647315609954960917427 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 47.pr
im_lfsr_fib_smoke.47961043982559800739618899811602596868932521236245221164647315609954960917427
Directory /workspace/47.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/48.prim_lfsr_fib_smoke.79819444594947502328052396165243484600433395658583642722134619785446949877509
Short name T25
Test name
Test status
Simulation time 1468330000 ps
CPU time 4.94 seconds
Started Nov 22 12:21:07 PM PST 23
Finished Nov 22 12:21:19 PM PST 23
Peak memory 153036 kb
Host smart-43ac55e9-70ee-42a6-a4a2-843aae6b6817
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=79819444594947502328052396165243484600433395658583642722134619785446949877509 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 48.pr
im_lfsr_fib_smoke.79819444594947502328052396165243484600433395658583642722134619785446949877509
Directory /workspace/48.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/49.prim_lfsr_fib_smoke.80323045546336738771138964996498355708495630692297298560885672872689734784064
Short name T29
Test name
Test status
Simulation time 1468330000 ps
CPU time 3.97 seconds
Started Nov 22 12:20:35 PM PST 23
Finished Nov 22 12:20:45 PM PST 23
Peak memory 155632 kb
Host smart-8fff72c7-8b48-419f-b04b-b3dbaa74f111
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=80323045546336738771138964996498355708495630692297298560885672872689734784064 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 49.pr
im_lfsr_fib_smoke.80323045546336738771138964996498355708495630692297298560885672872689734784064
Directory /workspace/49.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/5.prim_lfsr_fib_smoke.104058480601107822114784214058826910736939923282408869360283419139657794582877
Short name T91
Test name
Test status
Simulation time 1468330000 ps
CPU time 4.34 seconds
Started Nov 22 12:19:54 PM PST 23
Finished Nov 22 12:20:05 PM PST 23
Peak memory 156148 kb
Host smart-609007e3-3784-419b-9b26-beb268cf839b
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=104058480601107822114784214058826910736939923282408869360283419139657794582877 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 5.pr
im_lfsr_fib_smoke.104058480601107822114784214058826910736939923282408869360283419139657794582877
Directory /workspace/5.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/6.prim_lfsr_fib_smoke.108591481300877684614873243608732084230673531490540316317307271052659511395743
Short name T96
Test name
Test status
Simulation time 1468330000 ps
CPU time 5.38 seconds
Started Nov 22 12:20:07 PM PST 23
Finished Nov 22 12:20:20 PM PST 23
Peak memory 153980 kb
Host smart-e5fae990-a61c-434c-850b-779a5d4dc6ff
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=108591481300877684614873243608732084230673531490540316317307271052659511395743 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 6.pr
im_lfsr_fib_smoke.108591481300877684614873243608732084230673531490540316317307271052659511395743
Directory /workspace/6.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/7.prim_lfsr_fib_smoke.47120369781128716818855084186675520233408539124817205271980125410047593173233
Short name T82
Test name
Test status
Simulation time 1468330000 ps
CPU time 4.48 seconds
Started Nov 22 12:20:42 PM PST 23
Finished Nov 22 12:20:53 PM PST 23
Peak memory 153180 kb
Host smart-5cbb5bde-5fc5-4d3b-9573-c766fa60ddb3
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=47120369781128716818855084186675520233408539124817205271980125410047593173233 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 7.pri
m_lfsr_fib_smoke.47120369781128716818855084186675520233408539124817205271980125410047593173233
Directory /workspace/7.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/8.prim_lfsr_fib_smoke.38065955109670994896602115239226980083805331193299571258588954535956365853740
Short name T105
Test name
Test status
Simulation time 1468330000 ps
CPU time 2.91 seconds
Started Nov 22 12:20:58 PM PST 23
Finished Nov 22 12:21:06 PM PST 23
Peak memory 155748 kb
Host smart-6c8abd81-8ad3-4628-8b1f-2e0dcffc4bef
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=38065955109670994896602115239226980083805331193299571258588954535956365853740 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 8.pri
m_lfsr_fib_smoke.38065955109670994896602115239226980083805331193299571258588954535956365853740
Directory /workspace/8.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_fib/9.prim_lfsr_fib_smoke.83661359376787894246966081484063403747923894218441364650269002206784688392146
Short name T98
Test name
Test status
Simulation time 1468330000 ps
CPU time 5.24 seconds
Started Nov 22 12:20:07 PM PST 23
Finished Nov 22 12:20:19 PM PST 23
Peak memory 153760 kb
Host smart-700842b7-89f6-4b25-a54a-e544a8566a83
User root
Command /workspace/prim_lfsr_dw_8_fib/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=83661359376787894246966081484063403747923894218441364650269002206784688392146 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_fib.vdb -cm_log /dev/null -cm_name 9.pri
m_lfsr_fib_smoke.83661359376787894246966081484063403747923894218441364650269002206784688392146
Directory /workspace/9.prim_lfsr_fib_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/0.prim_lfsr_gal_smoke.83922117418166286736323729498910821259257051567077171690221203585058114247871
Short name T78
Test name
Test status
Simulation time 1468330000 ps
CPU time 2.87 seconds
Started Nov 22 12:26:51 PM PST 23
Finished Nov 22 12:26:59 PM PST 23
Peak memory 155736 kb
Host smart-fb7b9290-dcdb-4b42-a39d-e036b5d7dd2c
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=83922117418166286736323729498910821259257051567077171690221203585058114247871 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 0.pri
m_lfsr_gal_smoke.83922117418166286736323729498910821259257051567077171690221203585058114247871
Directory /workspace/0.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/1.prim_lfsr_gal_smoke.111638669413271473456448362497111791000586605390330475441982597591471012891041
Short name T77
Test name
Test status
Simulation time 1468330000 ps
CPU time 3.74 seconds
Started Nov 22 12:26:49 PM PST 23
Finished Nov 22 12:26:58 PM PST 23
Peak memory 154124 kb
Host smart-6fb0a2f2-cb70-4c75-9d4b-b1acc507f844
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=111638669413271473456448362497111791000586605390330475441982597591471012891041 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 1.pr
im_lfsr_gal_smoke.111638669413271473456448362497111791000586605390330475441982597591471012891041
Directory /workspace/1.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/10.prim_lfsr_gal_smoke.114872004798088567329429615530394442140177426016331251462607250067355760344990
Short name T72
Test name
Test status
Simulation time 1468330000 ps
CPU time 2.86 seconds
Started Nov 22 12:27:08 PM PST 23
Finished Nov 22 12:27:21 PM PST 23
Peak memory 155420 kb
Host smart-1ee45159-afc3-4c1e-a02e-cfcddd635fa2
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=114872004798088567329429615530394442140177426016331251462607250067355760344990 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 10.p
rim_lfsr_gal_smoke.114872004798088567329429615530394442140177426016331251462607250067355760344990
Directory /workspace/10.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/11.prim_lfsr_gal_smoke.61957189800263430091938245626117452688747364630418585892570555164828984198783
Short name T49
Test name
Test status
Simulation time 1468330000 ps
CPU time 3.66 seconds
Started Nov 22 12:26:51 PM PST 23
Finished Nov 22 12:27:00 PM PST 23
Peak memory 155416 kb
Host smart-b2376c9f-1338-4771-8a76-abdd1aae8d5d
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=61957189800263430091938245626117452688747364630418585892570555164828984198783 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 11.pr
im_lfsr_gal_smoke.61957189800263430091938245626117452688747364630418585892570555164828984198783
Directory /workspace/11.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/12.prim_lfsr_gal_smoke.94037138918102125688693055171463101823354906058098142120395313950523252442549
Short name T45
Test name
Test status
Simulation time 1468330000 ps
CPU time 3.3 seconds
Started Nov 22 12:26:17 PM PST 23
Finished Nov 22 12:26:27 PM PST 23
Peak memory 155128 kb
Host smart-ad5c5621-e6be-4c4c-b102-105c74e41b4f
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=94037138918102125688693055171463101823354906058098142120395313950523252442549 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 12.pr
im_lfsr_gal_smoke.94037138918102125688693055171463101823354906058098142120395313950523252442549
Directory /workspace/12.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/13.prim_lfsr_gal_smoke.82295641646004141207305967854669422130091859954959667126239549230642071389864
Short name T55
Test name
Test status
Simulation time 1468330000 ps
CPU time 2.85 seconds
Started Nov 22 12:27:29 PM PST 23
Finished Nov 22 12:27:46 PM PST 23
Peak memory 155744 kb
Host smart-63d1023a-5d9d-4985-b726-776541a9fc30
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=82295641646004141207305967854669422130091859954959667126239549230642071389864 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 13.pr
im_lfsr_gal_smoke.82295641646004141207305967854669422130091859954959667126239549230642071389864
Directory /workspace/13.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/14.prim_lfsr_gal_smoke.40809463442156526436058846615590652997302660435605047126387529027407096259019
Short name T48
Test name
Test status
Simulation time 1468330000 ps
CPU time 3.65 seconds
Started Nov 22 12:25:59 PM PST 23
Finished Nov 22 12:26:08 PM PST 23
Peak memory 155704 kb
Host smart-44e2a87a-df3f-4658-a048-10fe4814b022
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=40809463442156526436058846615590652997302660435605047126387529027407096259019 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 14.pr
im_lfsr_gal_smoke.40809463442156526436058846615590652997302660435605047126387529027407096259019
Directory /workspace/14.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/15.prim_lfsr_gal_smoke.92142244883613746151089679527951214863739690125860393051903169731430508992190
Short name T41
Test name
Test status
Simulation time 1468330000 ps
CPU time 3.46 seconds
Started Nov 22 12:26:48 PM PST 23
Finished Nov 22 12:26:57 PM PST 23
Peak memory 155760 kb
Host smart-49605cb9-0c6d-4801-bef0-d80cd17fb572
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=92142244883613746151089679527951214863739690125860393051903169731430508992190 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 15.pr
im_lfsr_gal_smoke.92142244883613746151089679527951214863739690125860393051903169731430508992190
Directory /workspace/15.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/16.prim_lfsr_gal_smoke.67233980795591142503496617067576328595683118447241148144087528973825418983248
Short name T66
Test name
Test status
Simulation time 1468330000 ps
CPU time 3.46 seconds
Started Nov 22 12:26:16 PM PST 23
Finished Nov 22 12:26:27 PM PST 23
Peak memory 155128 kb
Host smart-ec4aaf97-cc6f-452a-b589-4b368449857f
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=67233980795591142503496617067576328595683118447241148144087528973825418983248 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 16.pr
im_lfsr_gal_smoke.67233980795591142503496617067576328595683118447241148144087528973825418983248
Directory /workspace/16.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/17.prim_lfsr_gal_smoke.104027983425145379331568432936413707874439733968391175244998144294231696860634
Short name T73
Test name
Test status
Simulation time 1468330000 ps
CPU time 3.5 seconds
Started Nov 22 12:26:18 PM PST 23
Finished Nov 22 12:26:29 PM PST 23
Peak memory 155272 kb
Host smart-75e4893e-7d0b-400a-82fe-e2d0011a490e
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=104027983425145379331568432936413707874439733968391175244998144294231696860634 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 17.p
rim_lfsr_gal_smoke.104027983425145379331568432936413707874439733968391175244998144294231696860634
Directory /workspace/17.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/18.prim_lfsr_gal_smoke.89693298713519505090019002747547605921123159727880853399370673311631854044552
Short name T65
Test name
Test status
Simulation time 1468330000 ps
CPU time 3.67 seconds
Started Nov 22 12:26:49 PM PST 23
Finished Nov 22 12:26:58 PM PST 23
Peak memory 154256 kb
Host smart-a459e04e-dd55-464e-8f8a-1d2971d5da10
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=89693298713519505090019002747547605921123159727880853399370673311631854044552 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 18.pr
im_lfsr_gal_smoke.89693298713519505090019002747547605921123159727880853399370673311631854044552
Directory /workspace/18.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/2.prim_lfsr_gal_smoke.19255030084657466960274626041504839103810194290213956615769735440505525511797
Short name T74
Test name
Test status
Simulation time 1468330000 ps
CPU time 3.34 seconds
Started Nov 22 12:26:17 PM PST 23
Finished Nov 22 12:26:28 PM PST 23
Peak memory 155132 kb
Host smart-f06042b8-0d3d-471f-b59a-fb424eb20f52
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=19255030084657466960274626041504839103810194290213956615769735440505525511797 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 2.pri
m_lfsr_gal_smoke.19255030084657466960274626041504839103810194290213956615769735440505525511797
Directory /workspace/2.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/20.prim_lfsr_gal_smoke.103208999114905219305205308990185809232247152745384217555271926757100903432840
Short name T46
Test name
Test status
Simulation time 1468330000 ps
CPU time 3.2 seconds
Started Nov 22 12:26:43 PM PST 23
Finished Nov 22 12:26:51 PM PST 23
Peak memory 155784 kb
Host smart-1935c03d-1479-46df-8d14-93319e20c481
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=103208999114905219305205308990185809232247152745384217555271926757100903432840 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 20.p
rim_lfsr_gal_smoke.103208999114905219305205308990185809232247152745384217555271926757100903432840
Directory /workspace/20.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/21.prim_lfsr_gal_smoke.53994817457019147222464286262388099965380519679550887326156739445771816185973
Short name T68
Test name
Test status
Simulation time 1468330000 ps
CPU time 3.63 seconds
Started Nov 22 12:26:49 PM PST 23
Finished Nov 22 12:26:59 PM PST 23
Peak memory 155124 kb
Host smart-a08c745d-4b8a-4581-a87c-7eed01997c43
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=53994817457019147222464286262388099965380519679550887326156739445771816185973 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 21.pr
im_lfsr_gal_smoke.53994817457019147222464286262388099965380519679550887326156739445771816185973
Directory /workspace/21.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/22.prim_lfsr_gal_smoke.10543788633942326794889828278760314368480840629057906151294267726867677926863
Short name T3
Test name
Test status
Simulation time 1468330000 ps
CPU time 3.32 seconds
Started Nov 22 12:26:18 PM PST 23
Finished Nov 22 12:26:29 PM PST 23
Peak memory 155272 kb
Host smart-846c19d7-3a7c-417e-9915-4b7c70d715b7
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=10543788633942326794889828278760314368480840629057906151294267726867677926863 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 22.pr
im_lfsr_gal_smoke.10543788633942326794889828278760314368480840629057906151294267726867677926863
Directory /workspace/22.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/23.prim_lfsr_gal_smoke.16112013358610722632181726107164082991774793237095777390558786535765712634914
Short name T62
Test name
Test status
Simulation time 1468330000 ps
CPU time 2.76 seconds
Started Nov 22 12:26:52 PM PST 23
Finished Nov 22 12:27:00 PM PST 23
Peak memory 155744 kb
Host smart-a41813da-1a4d-4095-82e4-62f2e419c3d8
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=16112013358610722632181726107164082991774793237095777390558786535765712634914 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 23.pr
im_lfsr_gal_smoke.16112013358610722632181726107164082991774793237095777390558786535765712634914
Directory /workspace/23.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/24.prim_lfsr_gal_smoke.60646703234845575208410071396820981123590672241740964058991448613655311306847
Short name T56
Test name
Test status
Simulation time 1468330000 ps
CPU time 4.27 seconds
Started Nov 22 12:25:14 PM PST 23
Finished Nov 22 12:25:24 PM PST 23
Peak memory 155724 kb
Host smart-0fc5f44d-c5a8-4be2-ac6c-3e0072b184f5
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=60646703234845575208410071396820981123590672241740964058991448613655311306847 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 24.pr
im_lfsr_gal_smoke.60646703234845575208410071396820981123590672241740964058991448613655311306847
Directory /workspace/24.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/25.prim_lfsr_gal_smoke.58201729651995967559940310393653483900099951261220507267428005264172980287738
Short name T64
Test name
Test status
Simulation time 1468330000 ps
CPU time 3.46 seconds
Started Nov 22 12:26:51 PM PST 23
Finished Nov 22 12:27:01 PM PST 23
Peak memory 155592 kb
Host smart-969e05d7-729a-4efd-b94b-17c6b362071f
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=58201729651995967559940310393653483900099951261220507267428005264172980287738 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 25.pr
im_lfsr_gal_smoke.58201729651995967559940310393653483900099951261220507267428005264172980287738
Directory /workspace/25.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/26.prim_lfsr_gal_smoke.4587364475091666955320587520393365384083069180440885200291218907546105461243
Short name T42
Test name
Test status
Simulation time 1468330000 ps
CPU time 3.8 seconds
Started Nov 22 12:26:58 PM PST 23
Finished Nov 22 12:27:13 PM PST 23
Peak memory 155736 kb
Host smart-eadfddd6-4544-4fbc-9b93-f81d0dba4383
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=4587364475091666955320587520393365384083069180440885200291218907546105461243 -assert nopostproc +UVM_TESTNAME=
+UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 26.pri
m_lfsr_gal_smoke.4587364475091666955320587520393365384083069180440885200291218907546105461243
Directory /workspace/26.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/27.prim_lfsr_gal_smoke.16967980862669170229592012852775639022187066842233297218162845628490568764133
Short name T58
Test name
Test status
Simulation time 1468330000 ps
CPU time 3.63 seconds
Started Nov 22 12:26:50 PM PST 23
Finished Nov 22 12:26:59 PM PST 23
Peak memory 155124 kb
Host smart-20a46eae-e849-4b48-8c09-a06efb42c3e8
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=16967980862669170229592012852775639022187066842233297218162845628490568764133 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 27.pr
im_lfsr_gal_smoke.16967980862669170229592012852775639022187066842233297218162845628490568764133
Directory /workspace/27.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/28.prim_lfsr_gal_smoke.428410566981452853563933924531132594744954650686455495998710383727932518995
Short name T60
Test name
Test status
Simulation time 1468330000 ps
CPU time 3.69 seconds
Started Nov 22 12:26:59 PM PST 23
Finished Nov 22 12:27:14 PM PST 23
Peak memory 155736 kb
Host smart-4efa803e-9b51-4e37-85ad-19938215e447
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=428410566981452853563933924531132594744954650686455495998710383727932518995 -assert nopostproc +UVM_TESTNAME=
+UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 28.prim
_lfsr_gal_smoke.428410566981452853563933924531132594744954650686455495998710383727932518995
Directory /workspace/28.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/29.prim_lfsr_gal_smoke.43384500758412893678886933505204588817225596661115234209784384846135262654092
Short name T13
Test name
Test status
Simulation time 1468330000 ps
CPU time 3.54 seconds
Started Nov 22 12:26:50 PM PST 23
Finished Nov 22 12:26:59 PM PST 23
Peak memory 155124 kb
Host smart-cafcc3d8-073b-4095-8f48-2fd99aba80f5
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=43384500758412893678886933505204588817225596661115234209784384846135262654092 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 29.pr
im_lfsr_gal_smoke.43384500758412893678886933505204588817225596661115234209784384846135262654092
Directory /workspace/29.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/3.prim_lfsr_gal_smoke.16375476947699710632009894986524663097574020519457136234691083781418389971290
Short name T54
Test name
Test status
Simulation time 1468330000 ps
CPU time 4.5 seconds
Started Nov 22 12:25:14 PM PST 23
Finished Nov 22 12:25:24 PM PST 23
Peak memory 155728 kb
Host smart-765bd5e9-5731-40e5-86ac-8a5086d72e69
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=16375476947699710632009894986524663097574020519457136234691083781418389971290 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 3.pri
m_lfsr_gal_smoke.16375476947699710632009894986524663097574020519457136234691083781418389971290
Directory /workspace/3.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/30.prim_lfsr_gal_smoke.46641500047348016262986152467924657186124356487663465458527252771960155108616
Short name T57
Test name
Test status
Simulation time 1468330000 ps
CPU time 3.53 seconds
Started Nov 22 12:26:51 PM PST 23
Finished Nov 22 12:27:00 PM PST 23
Peak memory 155280 kb
Host smart-2156b432-9f41-4337-9662-e8fb8c982a2c
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=46641500047348016262986152467924657186124356487663465458527252771960155108616 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 30.pr
im_lfsr_gal_smoke.46641500047348016262986152467924657186124356487663465458527252771960155108616
Directory /workspace/30.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/31.prim_lfsr_gal_smoke.59616992874922932776709335439124845991829941157781105813345382101608999017583
Short name T10
Test name
Test status
Simulation time 1468330000 ps
CPU time 4.24 seconds
Started Nov 22 12:27:03 PM PST 23
Finished Nov 22 12:27:19 PM PST 23
Peak memory 153772 kb
Host smart-07edadb7-5fac-4727-928a-7862c970cab2
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=59616992874922932776709335439124845991829941157781105813345382101608999017583 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 31.pr
im_lfsr_gal_smoke.59616992874922932776709335439124845991829941157781105813345382101608999017583
Directory /workspace/31.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/32.prim_lfsr_gal_smoke.4693878362546387218929173916991449777399971930862074677464392558610971337304
Short name T12
Test name
Test status
Simulation time 1468330000 ps
CPU time 4.3 seconds
Started Nov 22 12:27:03 PM PST 23
Finished Nov 22 12:27:19 PM PST 23
Peak memory 153836 kb
Host smart-aff23f9d-591f-413b-812e-444ca02b8374
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=4693878362546387218929173916991449777399971930862074677464392558610971337304 -assert nopostproc +UVM_TESTNAME=
+UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 32.pri
m_lfsr_gal_smoke.4693878362546387218929173916991449777399971930862074677464392558610971337304
Directory /workspace/32.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/33.prim_lfsr_gal_smoke.102958610338796513246300162301023595420196287493962876023774705973670219693860
Short name T79
Test name
Test status
Simulation time 1468330000 ps
CPU time 2.98 seconds
Started Nov 22 12:27:08 PM PST 23
Finished Nov 22 12:27:21 PM PST 23
Peak memory 155656 kb
Host smart-235ea92f-05e5-4d5c-b4b7-5bf0ed12e050
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=102958610338796513246300162301023595420196287493962876023774705973670219693860 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 33.p
rim_lfsr_gal_smoke.102958610338796513246300162301023595420196287493962876023774705973670219693860
Directory /workspace/33.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/34.prim_lfsr_gal_smoke.46004080106130170832850509351305454187964817232133508633189812571470233107783
Short name T47
Test name
Test status
Simulation time 1468330000 ps
CPU time 4.23 seconds
Started Nov 22 12:27:03 PM PST 23
Finished Nov 22 12:27:19 PM PST 23
Peak memory 154640 kb
Host smart-ec5004ce-3fb9-4a40-825b-88b452aecc5e
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=46004080106130170832850509351305454187964817232133508633189812571470233107783 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 34.pr
im_lfsr_gal_smoke.46004080106130170832850509351305454187964817232133508633189812571470233107783
Directory /workspace/34.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/35.prim_lfsr_gal_smoke.71016462259381908096684323657086170303112603798331237586378573390349028130628
Short name T7
Test name
Test status
Simulation time 1468330000 ps
CPU time 4.56 seconds
Started Nov 22 12:27:03 PM PST 23
Finished Nov 22 12:27:20 PM PST 23
Peak memory 153852 kb
Host smart-65f6f63a-05c1-4036-ab70-be66b812883f
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=71016462259381908096684323657086170303112603798331237586378573390349028130628 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 35.pr
im_lfsr_gal_smoke.71016462259381908096684323657086170303112603798331237586378573390349028130628
Directory /workspace/35.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/36.prim_lfsr_gal_smoke.50571875739633994914645294724807504153996255953591740138398506000394193745262
Short name T67
Test name
Test status
Simulation time 1468330000 ps
CPU time 2.8 seconds
Started Nov 22 12:26:10 PM PST 23
Finished Nov 22 12:26:17 PM PST 23
Peak memory 155728 kb
Host smart-25e8397c-a450-4aa1-92a1-0ba20d632204
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=50571875739633994914645294724807504153996255953591740138398506000394193745262 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 36.pr
im_lfsr_gal_smoke.50571875739633994914645294724807504153996255953591740138398506000394193745262
Directory /workspace/36.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/37.prim_lfsr_gal_smoke.87507844659890590424181788338280038119425212975682029000781451458798674880251
Short name T80
Test name
Test status
Simulation time 1468330000 ps
CPU time 3.09 seconds
Started Nov 22 12:26:30 PM PST 23
Finished Nov 22 12:26:38 PM PST 23
Peak memory 154396 kb
Host smart-d1fc17bf-052e-482c-9a79-9e1208a0d5dd
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=87507844659890590424181788338280038119425212975682029000781451458798674880251 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 37.pr
im_lfsr_gal_smoke.87507844659890590424181788338280038119425212975682029000781451458798674880251
Directory /workspace/37.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/38.prim_lfsr_gal_smoke.88369627278683121204771802538031078605822690834646753048871932816869854747513
Short name T76
Test name
Test status
Simulation time 1468330000 ps
CPU time 3.32 seconds
Started Nov 22 12:26:15 PM PST 23
Finished Nov 22 12:26:25 PM PST 23
Peak memory 154632 kb
Host smart-82657128-e56b-4f25-b0e2-178bf391cbc4
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=88369627278683121204771802538031078605822690834646753048871932816869854747513 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 38.pr
im_lfsr_gal_smoke.88369627278683121204771802538031078605822690834646753048871932816869854747513
Directory /workspace/38.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/39.prim_lfsr_gal_smoke.91154726317752104047699977091640205626133579811573616959666685928863890948055
Short name T9
Test name
Test status
Simulation time 1468330000 ps
CPU time 4.35 seconds
Started Nov 22 12:27:02 PM PST 23
Finished Nov 22 12:27:19 PM PST 23
Peak memory 153736 kb
Host smart-598150c3-4fa4-49a7-8915-491e2674dcbe
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=91154726317752104047699977091640205626133579811573616959666685928863890948055 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 39.pr
im_lfsr_gal_smoke.91154726317752104047699977091640205626133579811573616959666685928863890948055
Directory /workspace/39.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/4.prim_lfsr_gal_smoke.87235156617494697487317576917987532705909101594961171364346142393904711034853
Short name T2
Test name
Test status
Simulation time 1468330000 ps
CPU time 4.17 seconds
Started Nov 22 12:26:51 PM PST 23
Finished Nov 22 12:27:01 PM PST 23
Peak memory 155452 kb
Host smart-b4c94992-4572-4291-8efd-1fc8073bd5b0
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=87235156617494697487317576917987532705909101594961171364346142393904711034853 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 4.pri
m_lfsr_gal_smoke.87235156617494697487317576917987532705909101594961171364346142393904711034853
Directory /workspace/4.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/40.prim_lfsr_gal_smoke.26232740240142585253474124393063131695071297416662429927380693478761568790072
Short name T61
Test name
Test status
Simulation time 1468330000 ps
CPU time 3.25 seconds
Started Nov 22 12:26:17 PM PST 23
Finished Nov 22 12:26:27 PM PST 23
Peak memory 155400 kb
Host smart-6d6d6faf-e21c-47f0-9afe-bf8b7db49efb
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=26232740240142585253474124393063131695071297416662429927380693478761568790072 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 40.pr
im_lfsr_gal_smoke.26232740240142585253474124393063131695071297416662429927380693478761568790072
Directory /workspace/40.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/41.prim_lfsr_gal_smoke.72201295588205883539603722106873907801144657449416238659100078079024153035976
Short name T43
Test name
Test status
Simulation time 1468330000 ps
CPU time 3.1 seconds
Started Nov 22 12:26:30 PM PST 23
Finished Nov 22 12:26:38 PM PST 23
Peak memory 154004 kb
Host smart-738818d2-627d-41c3-bd77-96fa254773d0
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=72201295588205883539603722106873907801144657449416238659100078079024153035976 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 41.pr
im_lfsr_gal_smoke.72201295588205883539603722106873907801144657449416238659100078079024153035976
Directory /workspace/41.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/42.prim_lfsr_gal_smoke.89439531257620969822980238305436383733722472332383691020412281389933113994845
Short name T75
Test name
Test status
Simulation time 1468330000 ps
CPU time 4.32 seconds
Started Nov 22 12:27:03 PM PST 23
Finished Nov 22 12:27:19 PM PST 23
Peak memory 154144 kb
Host smart-85c9e29a-ed86-497f-87ce-e89c8b22b9af
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=89439531257620969822980238305436383733722472332383691020412281389933113994845 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 42.pr
im_lfsr_gal_smoke.89439531257620969822980238305436383733722472332383691020412281389933113994845
Directory /workspace/42.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/43.prim_lfsr_gal_smoke.26592023580728461100270267968921461742534832350871021547300192251544086214735
Short name T59
Test name
Test status
Simulation time 1468330000 ps
CPU time 2.95 seconds
Started Nov 22 12:27:08 PM PST 23
Finished Nov 22 12:27:22 PM PST 23
Peak memory 155716 kb
Host smart-92c46f06-d14a-404d-a972-7966938e4c5c
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=26592023580728461100270267968921461742534832350871021547300192251544086214735 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 43.pr
im_lfsr_gal_smoke.26592023580728461100270267968921461742534832350871021547300192251544086214735
Directory /workspace/43.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/44.prim_lfsr_gal_smoke.11396948525419221751255603205737914601415600496470503482397821055297443707179
Short name T70
Test name
Test status
Simulation time 1468330000 ps
CPU time 2.77 seconds
Started Nov 22 12:27:09 PM PST 23
Finished Nov 22 12:27:22 PM PST 23
Peak memory 155792 kb
Host smart-22bc5624-3814-431f-aa39-6795c7f26a91
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=11396948525419221751255603205737914601415600496470503482397821055297443707179 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 44.pr
im_lfsr_gal_smoke.11396948525419221751255603205737914601415600496470503482397821055297443707179
Directory /workspace/44.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/45.prim_lfsr_gal_smoke.41378033667997827090166347406321478862758553424900311298253246062993081751447
Short name T51
Test name
Test status
Simulation time 1468330000 ps
CPU time 3.48 seconds
Started Nov 22 12:25:16 PM PST 23
Finished Nov 22 12:25:24 PM PST 23
Peak memory 155748 kb
Host smart-4634cb5f-29da-4834-94e6-b5a1bb5201d9
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=41378033667997827090166347406321478862758553424900311298253246062993081751447 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 45.pr
im_lfsr_gal_smoke.41378033667997827090166347406321478862758553424900311298253246062993081751447
Directory /workspace/45.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/46.prim_lfsr_gal_smoke.36187700447718255840207635896580881725917436611694062389881207149347089211098
Short name T53
Test name
Test status
Simulation time 1468330000 ps
CPU time 3.77 seconds
Started Nov 22 12:26:45 PM PST 23
Finished Nov 22 12:26:55 PM PST 23
Peak memory 155196 kb
Host smart-6966c317-d8ce-4734-a136-ae829a626811
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=36187700447718255840207635896580881725917436611694062389881207149347089211098 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 46.pr
im_lfsr_gal_smoke.36187700447718255840207635896580881725917436611694062389881207149347089211098
Directory /workspace/46.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/47.prim_lfsr_gal_smoke.7847598289574093912460184708164677310601900262606849437520147298923711641281
Short name T44
Test name
Test status
Simulation time 1468330000 ps
CPU time 3.8 seconds
Started Nov 22 12:26:48 PM PST 23
Finished Nov 22 12:26:57 PM PST 23
Peak memory 155276 kb
Host smart-935369c9-41b0-4985-96eb-f59c727d1442
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=7847598289574093912460184708164677310601900262606849437520147298923711641281 -assert nopostproc +UVM_TESTNAME=
+UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 47.pri
m_lfsr_gal_smoke.7847598289574093912460184708164677310601900262606849437520147298923711641281
Directory /workspace/47.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/48.prim_lfsr_gal_smoke.93207631216826729919966743522809635291857283771229751841533659979296757583718
Short name T69
Test name
Test status
Simulation time 1468330000 ps
CPU time 4.32 seconds
Started Nov 22 12:27:03 PM PST 23
Finished Nov 22 12:27:19 PM PST 23
Peak memory 154068 kb
Host smart-ffbc1427-5358-40dc-a5bd-25e25fce2c57
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=93207631216826729919966743522809635291857283771229751841533659979296757583718 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 48.pr
im_lfsr_gal_smoke.93207631216826729919966743522809635291857283771229751841533659979296757583718
Directory /workspace/48.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/49.prim_lfsr_gal_smoke.98909033772744493978549457605523855794255797433811819920888796201857911957250
Short name T71
Test name
Test status
Simulation time 1468330000 ps
CPU time 3.75 seconds
Started Nov 22 12:26:51 PM PST 23
Finished Nov 22 12:27:01 PM PST 23
Peak memory 155280 kb
Host smart-36d948bd-0c69-445e-b64e-827816d137cb
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=98909033772744493978549457605523855794255797433811819920888796201857911957250 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 49.pr
im_lfsr_gal_smoke.98909033772744493978549457605523855794255797433811819920888796201857911957250
Directory /workspace/49.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/5.prim_lfsr_gal_smoke.77483305857668983423907757297862639012028934352185438877446236343261619297912
Short name T1
Test name
Test status
Simulation time 1468330000 ps
CPU time 3.29 seconds
Started Nov 22 12:27:04 PM PST 23
Finished Nov 22 12:27:18 PM PST 23
Peak memory 154048 kb
Host smart-8f965c9b-df02-49a4-9d4b-cd91553463de
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=77483305857668983423907757297862639012028934352185438877446236343261619297912 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 5.pri
m_lfsr_gal_smoke.77483305857668983423907757297862639012028934352185438877446236343261619297912
Directory /workspace/5.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/6.prim_lfsr_gal_smoke.76880722266283576547086685939760900993443362607393606314801656085468505632560
Short name T52
Test name
Test status
Simulation time 1468330000 ps
CPU time 3.4 seconds
Started Nov 22 12:25:59 PM PST 23
Finished Nov 22 12:26:08 PM PST 23
Peak memory 155704 kb
Host smart-bfa5fbdc-259e-4999-9500-91469ea42f10
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=76880722266283576547086685939760900993443362607393606314801656085468505632560 -assert nopostproc +UVM_TESTNAME
= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 6.pri
m_lfsr_gal_smoke.76880722266283576547086685939760900993443362607393606314801656085468505632560
Directory /workspace/6.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/7.prim_lfsr_gal_smoke.107494619197137603400537059416216278703118509250842612755366434820451075866291
Short name T63
Test name
Test status
Simulation time 1468330000 ps
CPU time 3.79 seconds
Started Nov 22 12:25:27 PM PST 23
Finished Nov 22 12:25:35 PM PST 23
Peak memory 155716 kb
Host smart-7d0c82ae-1c99-47d9-b4f2-452f22c1ff65
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=107494619197137603400537059416216278703118509250842612755366434820451075866291 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 7.pr
im_lfsr_gal_smoke.107494619197137603400537059416216278703118509250842612755366434820451075866291
Directory /workspace/7.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/8.prim_lfsr_gal_smoke.101365755268108173708457650233869199744957098733595126122543933832874958375833
Short name T50
Test name
Test status
Simulation time 1468330000 ps
CPU time 3.5 seconds
Started Nov 22 12:26:17 PM PST 23
Finished Nov 22 12:26:28 PM PST 23
Peak memory 155160 kb
Host smart-bfdd9783-cc54-4586-acea-071f4e200a19
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=101365755268108173708457650233869199744957098733595126122543933832874958375833 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 8.pr
im_lfsr_gal_smoke.101365755268108173708457650233869199744957098733595126122543933832874958375833
Directory /workspace/8.prim_lfsr_gal_smoke/latest


Test location /workspace/coverage/prim_lfsr_dw_8_gal/9.prim_lfsr_gal_smoke.106226383865583357349888500627279302580583466099927197720527323399291861244422
Short name T11
Test name
Test status
Simulation time 1468330000 ps
CPU time 2.94 seconds
Started Nov 22 12:26:14 PM PST 23
Finished Nov 22 12:26:23 PM PST 23
Peak memory 155256 kb
Host smart-1c2bdeb9-5277-43f9-bfa1-50fc9b2e3688
User root
Command /workspace/prim_lfsr_dw_8_gal/simv +prim_lfsr_use_default_seed=0 +UVM_NO_RELNOTES +UVM_VERBOSITY=UVM_LOW -licqueue -ucli -do /workspace/mnt/repo_top/h
w/dv/tools/sim.tcl +ntb_random_seed=106226383865583357349888500627279302580583466099927197720527323399291861244422 -assert nopostproc +UVM_TESTNAM
E= +UVM_TEST_SEQ= +en_cov=1 -cm line+cond+fsm+tgl+branch+assert -cm_dir /workspace/coverage/prim_lfsr_dw_8_gal.vdb -cm_log /dev/null -cm_name 9.pr
im_lfsr_gal_smoke.106226383865583357349888500627279302580583466099927197720527323399291861244422
Directory /workspace/9.prim_lfsr_gal_smoke/latest
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%