ASSERT | PROPERTIES | SEQUENCES | |
Total | 359 | 0 | 10 |
Category 0 | 359 | 0 | 10 |
ASSERT | PROPERTIES | SEQUENCES | |
Total | 359 | 0 | 10 |
Severity 0 | 359 | 0 | 10 |
NUMBER | PERCENT | |
Total Number | 359 | 100.00 |
Uncovered | 0 | 0.00 |
Success | 358 | 99.72 |
Failure | 0 | 0.00 |
Incomplete | 1 | 0.28 |
Without Attempts | 0 | 0.00 |
Excluded | 1 | 0.28 |
NUMBER | PERCENT | |
Total Number | 10 | 100.00 |
Uncovered | 0 | 0.00 |
All Matches | 10 | 100.00 |
First Matches | 10 | 100.00 |
ASSERTIONS | CATEGORY | SEVERITY | ATTEMPTS | REAL SUCCESSES | FAILURES | INCOMPLETE | SRC |
tb.dut.u_cdc.u_sync_rom_ctrl.gen_flops.gen_stable_chks.OutputDelay_A | 0 | 0 | 21699216 | 21117976 | 0 | 2412 |
ASSERTIONS | CATEGORY | SEVERITY | EXCLUSION | EXCLUDE ANNOTATION | SRC |
tb.dut.u_esc_timeout.u_ref_timeout.SyncReqAckHoldReq | 0 | 0 | Excluded | [UNR] Input req_chk_i is tied to constant 0 and src_req_i to constant 1 |
COVER SEQUENCES | CATEGORY | SEVERITY | ATTEMPTS | ALL MATCHES | FIRST MATCHES | INCOMPLETE | SRC |
tb.dut.tlul_assert_device.gen_device_cov.aValidNotAccepted_C | 0 | 0 | 26085697 | 330 | 330 | 0 | |
tb.dut.tlul_assert_device.gen_device_cov.a_addressChangedNotAccepted_C | 0 | 0 | 26085697 | 29 | 29 | 0 | |
tb.dut.tlul_assert_device.gen_device_cov.a_dataChangedNotAccepted_C | 0 | 0 | 26085697 | 33 | 33 | 0 | |
tb.dut.tlul_assert_device.gen_device_cov.a_maskChangedNotAccepted_C | 0 | 0 | 26085697 | 23 | 23 | 0 | |
tb.dut.tlul_assert_device.gen_device_cov.a_opcodeChangedNotAccepted_C | 0 | 0 | 26085697 | 7 | 7 | 0 | |
tb.dut.tlul_assert_device.gen_device_cov.a_sizeChangedNotAccepted_C | 0 | 0 | 26085697 | 22 | 22 | 0 | |
tb.dut.tlul_assert_device.gen_device_cov.a_sourceChangedNotAccepted_C | 0 | 0 | 26085697 | 13 | 13 | 0 | |
tb.dut.tlul_assert_device.gen_device_cov.b2bReqWithSameAddr_C | 0 | 0 | 26085697 | 1860 | 1860 | 0 | |
tb.dut.tlul_assert_device.gen_device_cov.b2bReq_C | 0 | 0 | 26085697 | 2417 | 2417 | 0 | |
tb.dut.tlul_assert_device.gen_device_cov.b2bSameSource_C | 0 | 0 | 26085697 | 192091 | 192091 | 1000 |
COVER SEQUENCES | CATEGORY | SEVERITY | ATTEMPTS | ALL MATCHES | FIRST MATCHES | INCOMPLETE | SRC |
tb.dut.tlul_assert_device.gen_device_cov.aValidNotAccepted_C | 0 | 0 | 26085697 | 330 | 330 | 0 | |
tb.dut.tlul_assert_device.gen_device_cov.a_addressChangedNotAccepted_C | 0 | 0 | 26085697 | 29 | 29 | 0 | |
tb.dut.tlul_assert_device.gen_device_cov.a_dataChangedNotAccepted_C | 0 | 0 | 26085697 | 33 | 33 | 0 | |
tb.dut.tlul_assert_device.gen_device_cov.a_maskChangedNotAccepted_C | 0 | 0 | 26085697 | 23 | 23 | 0 | |
tb.dut.tlul_assert_device.gen_device_cov.a_opcodeChangedNotAccepted_C | 0 | 0 | 26085697 | 7 | 7 | 0 | |
tb.dut.tlul_assert_device.gen_device_cov.a_sizeChangedNotAccepted_C | 0 | 0 | 26085697 | 22 | 22 | 0 | |
tb.dut.tlul_assert_device.gen_device_cov.a_sourceChangedNotAccepted_C | 0 | 0 | 26085697 | 13 | 13 | 0 | |
tb.dut.tlul_assert_device.gen_device_cov.b2bReqWithSameAddr_C | 0 | 0 | 26085697 | 1860 | 1860 | 0 | |
tb.dut.tlul_assert_device.gen_device_cov.b2bReq_C | 0 | 0 | 26085697 | 2417 | 2417 | 0 | |
tb.dut.tlul_assert_device.gen_device_cov.b2bSameSource_C | 0 | 0 | 26085697 | 192091 | 192091 | 1000 |
0% | 10% | 20% | 30% | 40% | 50% | 60% | 70% | 80% | 90% | 100% |