Unified Coverage Report :: Module :: prim_rom_adv

Module : prim_rom_adv

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00				100.00	100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_prim_rom_adv_0.1/rtl/prim_rom_adv.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.gen_rom_scramble_enabled.u_rom.u_rom	100.00	100.00				100.00	100.00

---

Module Instance : tb.dut.gen_rom_scramble_enabled.u_rom.u_rom

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
100.00	100.00				100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
94.44	83.33				100.00	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
87.50	75.00					100.00	gen_rom_scramble_enabled.u_rom

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
u_prim_rom	88.89	66.67				100.00	100.00

---

Since this is the module's only instance, the coverage report is the same as for the module.

Line Coverage for Module : prim_rom_adv

	Line No.	Total	Covered	Percent
TOTAL		3	3	100.00
ALWAYS	40	3	3	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_prim_rom_adv_0.1/rtl/prim_rom_adv.sv' or '../src/lowrisc_prim_rom_adv_0.1/rtl/prim_rom_adv.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
40	1	1
41	1	1
43	1	1

---

Branch Coverage for Module : prim_rom_adv

	Line No.	Total	Covered	Percent
Branches		2	2	100.00
IF	40	2	2	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_prim_rom_adv_0.1/rtl/prim_rom_adv.sv' or '../src/lowrisc_prim_rom_adv_0.1/rtl/prim_rom_adv.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	40	if ((!rst_ni))

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3

---

Assert Coverage for Module : prim_rom_adv

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	1	1	100.00	1	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	1	1	100.00	1	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
noXOnCsI	275208960	275208960	0	0

noXOnCsI

Name	Attempts	Real Successes	Failures	Incomplete
Total	275208960	275208960	0	0
T1	9364	9364	0	0
T2	82438	82438	0	0
T3	273653	273653	0	0
T4	8544	8544	0	0
T5	73186	73186	0	0
T6	312242	312242	0	0
T7	202571	202571	0	0
T8	12533	12533	0	0
T9	348078	348078	0	0
T10	68487	68487	0	0