Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts



Module Instance : tb.dut.u_tl_adapter_rom.gen_cmd_intg_check.u_cmd_intg_chk.u_tlul_data_integ_dec.u_data_chk

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
100.00 100.00 u_tlul_data_integ_dec


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children



Module Instance : tb.dut.u_reg_regs.u_chk.u_tlul_data_integ_dec.u_data_chk

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
100.00 100.00 u_tlul_data_integ_dec


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children

Toggle Coverage for Module : prim_secded_inv_39_32_dec
TotalCoveredPercent
Totals 4 4 100.00
Total Bits 160 160 100.00
Total Bits 0->1 80 80 100.00
Total Bits 1->0 80 80 100.00

Ports 4 4 100.00
Port Bits 160 160 100.00
Port Bits 0->1 80 80 100.00
Port Bits 1->0 80 80 100.00

Port Details
NameToggleToggle 1->0TestsToggle 0->1TestsDirection
data_i[38:0] Yes Yes T1,T2,T3 Yes T1,T2,T4 INPUT
data_o[31:0] Yes Yes T1,T2,T3 Yes T1,T2,T4 OUTPUT
syndrome_o[6:0] Yes Yes T2,T5,T7 Yes T5,T7,T30 OUTPUT
err_o[1:0] Yes Yes T2,T5,T7 Yes T5,T7,T30 OUTPUT

Toggle Coverage for Instance : tb.dut.u_tl_adapter_rom.gen_cmd_intg_check.u_cmd_intg_chk.u_tlul_data_integ_dec.u_data_chk
TotalCoveredPercent
Totals 4 4 100.00
Total Bits 160 160 100.00
Total Bits 0->1 80 80 100.00
Total Bits 1->0 80 80 100.00

Ports 4 4 100.00
Port Bits 160 160 100.00
Port Bits 0->1 80 80 100.00
Port Bits 1->0 80 80 100.00

Port Details
NameToggleToggle 1->0TestsToggle 0->1TestsDirection
data_i[38:0] Yes Yes T2,T6,T7 Yes T2,T6,T7 INPUT
data_o[31:0] Yes Yes T2,T6,T7 Yes T2,T6,T7 OUTPUT
syndrome_o[6:0] Yes Yes T7,T11,T12 Yes T7,T11,T12 OUTPUT
err_o[1:0] Yes Yes T7,T11,T12 Yes T7,T11,T12 OUTPUT

Toggle Coverage for Instance : tb.dut.u_reg_regs.u_chk.u_tlul_data_integ_dec.u_data_chk
TotalCoveredPercent
Totals 4 4 100.00
Total Bits 160 160 100.00
Total Bits 0->1 80 80 100.00
Total Bits 1->0 80 80 100.00

Ports 4 4 100.00
Port Bits 160 160 100.00
Port Bits 0->1 80 80 100.00
Port Bits 1->0 80 80 100.00

Port Details
NameToggleToggle 1->0TestsToggle 0->1TestsDirection
data_i[38:0] Yes Yes T1,T3,T4 Yes T1,T2,T4 INPUT
data_o[31:0] Yes Yes T1,T3,T4 Yes T1,T2,T4 OUTPUT
syndrome_o[6:0] Yes Yes T2,T5,T8 Yes T5,T30,T13 OUTPUT
err_o[1:0] Yes Yes T2,T5,T30 Yes T5,T30,T11 OUTPUT

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%