Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.68 96.96 93.11 97.88 100.00 98.68 98.04 99.07


Total test records in report: 916
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html
T560 /workspace/coverage/default/20.rom_ctrl_smoke.1958712030 Mar 28 12:51:55 PM PDT 24 Mar 28 12:52:46 PM PDT 24 23844765627 ps
T561 /workspace/coverage/default/4.rom_ctrl_kmac_err_chk.2576770344 Mar 28 12:40:35 PM PDT 24 Mar 28 12:41:22 PM PDT 24 27284515785 ps
T562 /workspace/coverage/default/23.rom_ctrl_max_throughput_chk.3351890743 Mar 28 12:51:56 PM PDT 24 Mar 28 12:52:15 PM PDT 24 5060566621 ps
T563 /workspace/coverage/default/40.rom_ctrl_smoke.482970025 Mar 28 12:41:29 PM PDT 24 Mar 28 12:41:49 PM PDT 24 348164637 ps
T564 /workspace/coverage/default/41.rom_ctrl_smoke.3100412911 Mar 28 12:41:35 PM PDT 24 Mar 28 12:41:55 PM PDT 24 693590098 ps
T565 /workspace/coverage/default/28.rom_ctrl_stress_all.1256236863 Mar 28 12:52:13 PM PDT 24 Mar 28 12:53:33 PM PDT 24 26376582965 ps
T566 /workspace/coverage/default/16.rom_ctrl_alert_test.4207376001 Mar 28 12:51:49 PM PDT 24 Mar 28 12:52:17 PM PDT 24 12850636544 ps
T567 /workspace/coverage/default/36.rom_ctrl_max_throughput_chk.2952496040 Mar 28 12:52:25 PM PDT 24 Mar 28 12:52:42 PM PDT 24 1663435676 ps
T568 /workspace/coverage/default/48.rom_ctrl_alert_test.1934228827 Mar 28 12:41:44 PM PDT 24 Mar 28 12:42:12 PM PDT 24 3314726527 ps
T569 /workspace/coverage/default/13.rom_ctrl_corrupt_sig_fatal_chk.1331070607 Mar 28 12:51:41 PM PDT 24 Mar 28 12:58:26 PM PDT 24 36606670936 ps
T570 /workspace/coverage/default/8.rom_ctrl_smoke.2847560672 Mar 28 12:51:37 PM PDT 24 Mar 28 12:51:57 PM PDT 24 1435927034 ps
T571 /workspace/coverage/default/36.rom_ctrl_corrupt_sig_fatal_chk.2227615660 Mar 28 12:41:09 PM PDT 24 Mar 28 12:48:18 PM PDT 24 22424986343 ps
T572 /workspace/coverage/default/18.rom_ctrl_stress_all.4169221950 Mar 28 12:40:38 PM PDT 24 Mar 28 12:41:00 PM PDT 24 1428214370 ps
T573 /workspace/coverage/default/16.rom_ctrl_corrupt_sig_fatal_chk.93675164 Mar 28 12:51:41 PM PDT 24 Mar 28 12:56:06 PM PDT 24 51211053246 ps
T574 /workspace/coverage/default/26.rom_ctrl_corrupt_sig_fatal_chk.138917878 Mar 28 12:51:54 PM PDT 24 Mar 28 12:58:39 PM PDT 24 81299584980 ps
T575 /workspace/coverage/default/35.rom_ctrl_alert_test.123186758 Mar 28 12:41:16 PM PDT 24 Mar 28 12:41:24 PM PDT 24 332204464 ps
T576 /workspace/coverage/default/23.rom_ctrl_smoke.3126714502 Mar 28 12:51:57 PM PDT 24 Mar 28 12:52:28 PM PDT 24 3015386858 ps
T577 /workspace/coverage/default/23.rom_ctrl_max_throughput_chk.4043120977 Mar 28 12:41:08 PM PDT 24 Mar 28 12:41:37 PM PDT 24 6204743202 ps
T578 /workspace/coverage/default/20.rom_ctrl_stress_all.3455740097 Mar 28 12:40:37 PM PDT 24 Mar 28 12:41:28 PM PDT 24 12520437788 ps
T579 /workspace/coverage/default/36.rom_ctrl_smoke.1422847614 Mar 28 12:52:27 PM PDT 24 Mar 28 12:53:13 PM PDT 24 3063856553 ps
T580 /workspace/coverage/default/27.rom_ctrl_smoke.976498329 Mar 28 12:51:54 PM PDT 24 Mar 28 12:53:03 PM PDT 24 6744650305 ps
T581 /workspace/coverage/default/41.rom_ctrl_corrupt_sig_fatal_chk.3700474738 Mar 28 12:41:30 PM PDT 24 Mar 28 12:46:40 PM PDT 24 141092120119 ps
T582 /workspace/coverage/default/36.rom_ctrl_alert_test.2183998524 Mar 28 12:52:31 PM PDT 24 Mar 28 12:52:40 PM PDT 24 1269603359 ps
T583 /workspace/coverage/default/48.rom_ctrl_smoke.813756508 Mar 28 12:41:46 PM PDT 24 Mar 28 12:42:36 PM PDT 24 54150786763 ps
T584 /workspace/coverage/default/22.rom_ctrl_max_throughput_chk.2564429725 Mar 28 12:51:55 PM PDT 24 Mar 28 12:52:30 PM PDT 24 81159952406 ps
T585 /workspace/coverage/default/39.rom_ctrl_stress_all.3065288351 Mar 28 12:41:29 PM PDT 24 Mar 28 12:41:52 PM PDT 24 9228643237 ps
T586 /workspace/coverage/default/47.rom_ctrl_max_throughput_chk.3660581432 Mar 28 12:52:44 PM PDT 24 Mar 28 12:52:58 PM PDT 24 1197356987 ps
T587 /workspace/coverage/default/27.rom_ctrl_alert_test.1300046933 Mar 28 12:52:12 PM PDT 24 Mar 28 12:52:23 PM PDT 24 971496905 ps
T588 /workspace/coverage/default/1.rom_ctrl_alert_test.74929464 Mar 28 12:51:32 PM PDT 24 Mar 28 12:51:55 PM PDT 24 2319280396 ps
T589 /workspace/coverage/default/29.rom_ctrl_kmac_err_chk.2697936744 Mar 28 12:52:09 PM PDT 24 Mar 28 12:52:53 PM PDT 24 15777183969 ps
T590 /workspace/coverage/default/33.rom_ctrl_max_throughput_chk.1683862219 Mar 28 12:41:14 PM PDT 24 Mar 28 12:41:36 PM PDT 24 6958992881 ps
T42 /workspace/coverage/default/2.rom_ctrl_sec_cm.2467791852 Mar 28 12:51:34 PM PDT 24 Mar 28 12:53:54 PM PDT 24 8004866285 ps
T591 /workspace/coverage/default/6.rom_ctrl_alert_test.982773743 Mar 28 12:51:34 PM PDT 24 Mar 28 12:51:42 PM PDT 24 339236709 ps
T592 /workspace/coverage/default/31.rom_ctrl_alert_test.1422627596 Mar 28 12:41:13 PM PDT 24 Mar 28 12:41:37 PM PDT 24 7922178599 ps
T593 /workspace/coverage/default/24.rom_ctrl_corrupt_sig_fatal_chk.2087192484 Mar 28 12:51:50 PM PDT 24 Mar 28 12:58:27 PM PDT 24 71681995484 ps
T594 /workspace/coverage/default/13.rom_ctrl_max_throughput_chk.665026691 Mar 28 12:40:47 PM PDT 24 Mar 28 12:41:13 PM PDT 24 5186408843 ps
T595 /workspace/coverage/default/10.rom_ctrl_corrupt_sig_fatal_chk.2222634765 Mar 28 12:51:54 PM PDT 24 Mar 28 01:10:38 PM PDT 24 118569524978 ps
T596 /workspace/coverage/default/36.rom_ctrl_stress_all.2664626121 Mar 28 12:41:10 PM PDT 24 Mar 28 12:42:35 PM PDT 24 71754238096 ps
T597 /workspace/coverage/default/27.rom_ctrl_corrupt_sig_fatal_chk.3841833080 Mar 28 12:41:07 PM PDT 24 Mar 28 12:47:34 PM PDT 24 121944952735 ps
T598 /workspace/coverage/default/1.rom_ctrl_kmac_err_chk.1364005446 Mar 28 12:51:36 PM PDT 24 Mar 28 12:52:28 PM PDT 24 5457602515 ps
T599 /workspace/coverage/default/6.rom_ctrl_kmac_err_chk.563336475 Mar 28 12:51:28 PM PDT 24 Mar 28 12:52:25 PM PDT 24 12924109008 ps
T600 /workspace/coverage/default/6.rom_ctrl_smoke.2608557422 Mar 28 12:40:40 PM PDT 24 Mar 28 12:41:09 PM PDT 24 1359489610 ps
T601 /workspace/coverage/default/26.rom_ctrl_alert_test.3107276254 Mar 28 12:41:08 PM PDT 24 Mar 28 12:41:24 PM PDT 24 1081164850 ps
T602 /workspace/coverage/default/45.rom_ctrl_alert_test.2288080518 Mar 28 12:52:35 PM PDT 24 Mar 28 12:52:43 PM PDT 24 1648450993 ps
T603 /workspace/coverage/default/20.rom_ctrl_alert_test.2907152234 Mar 28 12:41:10 PM PDT 24 Mar 28 12:41:30 PM PDT 24 2531109566 ps
T604 /workspace/coverage/default/19.rom_ctrl_corrupt_sig_fatal_chk.2399220142 Mar 28 12:51:56 PM PDT 24 Mar 28 12:58:04 PM PDT 24 22351021659 ps
T605 /workspace/coverage/default/38.rom_ctrl_max_throughput_chk.2908058163 Mar 28 12:52:30 PM PDT 24 Mar 28 12:52:52 PM PDT 24 2793181627 ps
T606 /workspace/coverage/default/46.rom_ctrl_stress_all.2302200413 Mar 28 12:41:40 PM PDT 24 Mar 28 12:42:08 PM PDT 24 9866195904 ps
T607 /workspace/coverage/default/30.rom_ctrl_alert_test.799887368 Mar 28 12:52:12 PM PDT 24 Mar 28 12:52:44 PM PDT 24 56234512771 ps
T608 /workspace/coverage/default/6.rom_ctrl_stress_all.3168780480 Mar 28 12:40:36 PM PDT 24 Mar 28 12:42:17 PM PDT 24 16104794265 ps
T609 /workspace/coverage/default/39.rom_ctrl_kmac_err_chk.1716025673 Mar 28 12:41:31 PM PDT 24 Mar 28 12:41:50 PM PDT 24 1376005692 ps
T610 /workspace/coverage/default/15.rom_ctrl_alert_test.1128241310 Mar 28 12:40:36 PM PDT 24 Mar 28 12:40:47 PM PDT 24 171130907 ps
T611 /workspace/coverage/default/22.rom_ctrl_max_throughput_chk.103083812 Mar 28 12:41:08 PM PDT 24 Mar 28 12:41:18 PM PDT 24 1719394422 ps
T612 /workspace/coverage/default/25.rom_ctrl_stress_all.3188360960 Mar 28 12:51:51 PM PDT 24 Mar 28 12:52:40 PM PDT 24 2530504205 ps
T613 /workspace/coverage/default/46.rom_ctrl_smoke.620655381 Mar 28 12:52:34 PM PDT 24 Mar 28 12:53:09 PM PDT 24 4782859038 ps
T614 /workspace/coverage/default/26.rom_ctrl_stress_all.1648665413 Mar 28 12:41:08 PM PDT 24 Mar 28 12:41:47 PM PDT 24 22171612912 ps
T615 /workspace/coverage/default/41.rom_ctrl_max_throughput_chk.2142196544 Mar 28 12:52:31 PM PDT 24 Mar 28 12:53:06 PM PDT 24 8441301852 ps
T616 /workspace/coverage/default/11.rom_ctrl_stress_all.1464334820 Mar 28 12:51:47 PM PDT 24 Mar 28 12:53:03 PM PDT 24 18022079631 ps
T617 /workspace/coverage/default/2.rom_ctrl_kmac_err_chk.1115158527 Mar 28 12:51:37 PM PDT 24 Mar 28 12:52:24 PM PDT 24 26585453844 ps
T618 /workspace/coverage/default/49.rom_ctrl_corrupt_sig_fatal_chk.939687581 Mar 28 12:41:46 PM PDT 24 Mar 28 12:58:55 PM PDT 24 110869997857 ps
T619 /workspace/coverage/default/21.rom_ctrl_alert_test.669342391 Mar 28 12:41:09 PM PDT 24 Mar 28 12:41:17 PM PDT 24 338408590 ps
T620 /workspace/coverage/default/46.rom_ctrl_smoke.1892318461 Mar 28 12:41:30 PM PDT 24 Mar 28 12:42:22 PM PDT 24 4787463495 ps
T621 /workspace/coverage/default/32.rom_ctrl_corrupt_sig_fatal_chk.4156406020 Mar 28 12:41:27 PM PDT 24 Mar 28 12:59:56 PM PDT 24 239887107499 ps
T622 /workspace/coverage/default/0.rom_ctrl_stress_all.1443627547 Mar 28 12:51:33 PM PDT 24 Mar 28 12:52:08 PM PDT 24 13115132036 ps
T623 /workspace/coverage/default/4.rom_ctrl_smoke.39272446 Mar 28 12:51:33 PM PDT 24 Mar 28 12:52:51 PM PDT 24 8513185983 ps
T624 /workspace/coverage/default/22.rom_ctrl_kmac_err_chk.1392905717 Mar 28 12:51:49 PM PDT 24 Mar 28 12:52:45 PM PDT 24 22203695423 ps
T625 /workspace/coverage/default/24.rom_ctrl_max_throughput_chk.2885186952 Mar 28 12:51:54 PM PDT 24 Mar 28 12:52:07 PM PDT 24 187371446 ps
T626 /workspace/coverage/default/17.rom_ctrl_alert_test.3892753842 Mar 28 12:40:38 PM PDT 24 Mar 28 12:40:56 PM PDT 24 1333842027 ps
T627 /workspace/coverage/default/11.rom_ctrl_smoke.1243855231 Mar 28 12:51:46 PM PDT 24 Mar 28 12:52:53 PM PDT 24 27737898033 ps
T628 /workspace/coverage/default/9.rom_ctrl_max_throughput_chk.2500658658 Mar 28 12:40:36 PM PDT 24 Mar 28 12:40:52 PM PDT 24 670848912 ps
T629 /workspace/coverage/default/42.rom_ctrl_max_throughput_chk.2351138425 Mar 28 12:41:29 PM PDT 24 Mar 28 12:41:55 PM PDT 24 2668434239 ps
T630 /workspace/coverage/default/26.rom_ctrl_corrupt_sig_fatal_chk.1076381266 Mar 28 12:41:09 PM PDT 24 Mar 28 12:46:02 PM PDT 24 9273588630 ps
T631 /workspace/coverage/default/34.rom_ctrl_stress_all.3162518750 Mar 28 12:52:09 PM PDT 24 Mar 28 12:53:21 PM PDT 24 6274660663 ps
T632 /workspace/coverage/default/38.rom_ctrl_stress_all.3971887887 Mar 28 12:52:31 PM PDT 24 Mar 28 12:53:48 PM PDT 24 2617634307 ps
T633 /workspace/coverage/default/4.rom_ctrl_corrupt_sig_fatal_chk.302212321 Mar 28 12:51:32 PM PDT 24 Mar 28 12:57:51 PM PDT 24 13833731628 ps
T634 /workspace/coverage/default/7.rom_ctrl_max_throughput_chk.1488041082 Mar 28 12:40:39 PM PDT 24 Mar 28 12:41:08 PM PDT 24 3023394987 ps
T43 /workspace/coverage/default/1.rom_ctrl_sec_cm.2915857715 Mar 28 12:40:35 PM PDT 24 Mar 28 12:44:46 PM PDT 24 8642387029 ps
T635 /workspace/coverage/default/48.rom_ctrl_max_throughput_chk.1448845934 Mar 28 12:52:43 PM PDT 24 Mar 28 12:53:13 PM PDT 24 7292432893 ps
T636 /workspace/coverage/default/22.rom_ctrl_kmac_err_chk.1371147084 Mar 28 12:41:06 PM PDT 24 Mar 28 12:42:13 PM PDT 24 8373182844 ps
T637 /workspace/coverage/default/43.rom_ctrl_kmac_err_chk.428806450 Mar 28 12:52:33 PM PDT 24 Mar 28 12:52:58 PM PDT 24 4565967044 ps
T638 /workspace/coverage/default/38.rom_ctrl_smoke.968199815 Mar 28 12:52:25 PM PDT 24 Mar 28 12:52:46 PM PDT 24 3126894172 ps
T639 /workspace/coverage/default/49.rom_ctrl_stress_all.3804072690 Mar 28 12:52:44 PM PDT 24 Mar 28 12:54:26 PM PDT 24 5196766729 ps
T640 /workspace/coverage/default/35.rom_ctrl_alert_test.3465210186 Mar 28 12:52:31 PM PDT 24 Mar 28 12:52:50 PM PDT 24 1720467377 ps
T641 /workspace/coverage/default/20.rom_ctrl_stress_all.533744509 Mar 28 12:51:53 PM PDT 24 Mar 28 12:53:14 PM PDT 24 14650371455 ps
T642 /workspace/coverage/default/14.rom_ctrl_smoke.2763246305 Mar 28 12:40:40 PM PDT 24 Mar 28 12:41:48 PM PDT 24 8263205185 ps
T643 /workspace/coverage/default/39.rom_ctrl_max_throughput_chk.305558768 Mar 28 12:52:30 PM PDT 24 Mar 28 12:52:41 PM PDT 24 178868445 ps
T44 /workspace/coverage/default/0.rom_ctrl_sec_cm.701143613 Mar 28 12:51:34 PM PDT 24 Mar 28 12:53:31 PM PDT 24 243658537 ps
T644 /workspace/coverage/default/38.rom_ctrl_corrupt_sig_fatal_chk.4135595433 Mar 28 12:41:28 PM PDT 24 Mar 28 12:47:34 PM PDT 24 64513123311 ps
T645 /workspace/coverage/default/18.rom_ctrl_corrupt_sig_fatal_chk.1586824881 Mar 28 12:51:53 PM PDT 24 Mar 28 01:00:07 PM PDT 24 43682156096 ps
T646 /workspace/coverage/default/24.rom_ctrl_kmac_err_chk.2516815486 Mar 28 12:51:55 PM PDT 24 Mar 28 12:53:00 PM PDT 24 7686679622 ps
T647 /workspace/coverage/default/27.rom_ctrl_stress_all.2006677739 Mar 28 12:41:08 PM PDT 24 Mar 28 12:43:24 PM PDT 24 63136170076 ps
T648 /workspace/coverage/default/49.rom_ctrl_alert_test.537603647 Mar 28 12:41:45 PM PDT 24 Mar 28 12:42:06 PM PDT 24 2123195238 ps
T649 /workspace/coverage/default/28.rom_ctrl_alert_test.1241660994 Mar 28 12:52:10 PM PDT 24 Mar 28 12:52:29 PM PDT 24 5117072666 ps
T650 /workspace/coverage/default/42.rom_ctrl_alert_test.1601259155 Mar 28 12:41:33 PM PDT 24 Mar 28 12:41:48 PM PDT 24 1005612395 ps
T651 /workspace/coverage/default/47.rom_ctrl_kmac_err_chk.3134355239 Mar 28 12:52:44 PM PDT 24 Mar 28 12:53:20 PM PDT 24 5125670148 ps
T652 /workspace/coverage/default/33.rom_ctrl_smoke.3242523207 Mar 28 12:52:10 PM PDT 24 Mar 28 12:52:30 PM PDT 24 1370561428 ps
T653 /workspace/coverage/default/10.rom_ctrl_alert_test.441515462 Mar 28 12:51:41 PM PDT 24 Mar 28 12:52:08 PM PDT 24 11397004638 ps
T654 /workspace/coverage/default/11.rom_ctrl_kmac_err_chk.3225983882 Mar 28 12:40:40 PM PDT 24 Mar 28 12:41:27 PM PDT 24 4260181718 ps
T655 /workspace/coverage/default/37.rom_ctrl_stress_all.2106441172 Mar 28 12:41:14 PM PDT 24 Mar 28 12:42:25 PM PDT 24 33661375606 ps
T656 /workspace/coverage/default/47.rom_ctrl_max_throughput_chk.940784414 Mar 28 12:41:46 PM PDT 24 Mar 28 12:42:05 PM PDT 24 3132773092 ps
T657 /workspace/coverage/default/18.rom_ctrl_stress_all_with_rand_reset.2784599439 Mar 28 12:40:39 PM PDT 24 Mar 28 01:09:11 PM PDT 24 474302615413 ps
T658 /workspace/coverage/default/19.rom_ctrl_smoke.505651239 Mar 28 12:40:49 PM PDT 24 Mar 28 12:41:33 PM PDT 24 3855365670 ps
T659 /workspace/coverage/default/49.rom_ctrl_kmac_err_chk.1468025190 Mar 28 12:41:45 PM PDT 24 Mar 28 12:42:14 PM PDT 24 3336971474 ps
T660 /workspace/coverage/default/9.rom_ctrl_kmac_err_chk.3459495756 Mar 28 12:40:37 PM PDT 24 Mar 28 12:41:46 PM PDT 24 134372394635 ps
T661 /workspace/coverage/default/27.rom_ctrl_kmac_err_chk.3697383030 Mar 28 12:41:09 PM PDT 24 Mar 28 12:41:49 PM PDT 24 6841515717 ps
T662 /workspace/coverage/default/42.rom_ctrl_corrupt_sig_fatal_chk.2959793281 Mar 28 12:41:30 PM PDT 24 Mar 28 12:45:55 PM PDT 24 111418434499 ps
T663 /workspace/coverage/default/47.rom_ctrl_stress_all.1105767689 Mar 28 12:52:38 PM PDT 24 Mar 28 12:53:37 PM PDT 24 6212545098 ps
T664 /workspace/coverage/default/44.rom_ctrl_kmac_err_chk.1395697607 Mar 28 12:41:38 PM PDT 24 Mar 28 12:41:57 PM PDT 24 4118462679 ps
T665 /workspace/coverage/default/8.rom_ctrl_smoke.1328596967 Mar 28 12:40:32 PM PDT 24 Mar 28 12:40:53 PM PDT 24 1433396216 ps
T666 /workspace/coverage/default/42.rom_ctrl_alert_test.3912672816 Mar 28 12:52:31 PM PDT 24 Mar 28 12:52:54 PM PDT 24 8855690547 ps
T667 /workspace/coverage/default/45.rom_ctrl_corrupt_sig_fatal_chk.2846603402 Mar 28 12:52:36 PM PDT 24 Mar 28 01:01:45 PM PDT 24 375677816648 ps
T668 /workspace/coverage/default/18.rom_ctrl_smoke.4218137974 Mar 28 12:40:39 PM PDT 24 Mar 28 12:41:06 PM PDT 24 876041654 ps
T669 /workspace/coverage/default/26.rom_ctrl_kmac_err_chk.822702213 Mar 28 12:41:04 PM PDT 24 Mar 28 12:42:13 PM PDT 24 55754164804 ps
T670 /workspace/coverage/default/33.rom_ctrl_stress_all.3012977147 Mar 28 12:41:14 PM PDT 24 Mar 28 12:42:25 PM PDT 24 28060247092 ps
T671 /workspace/coverage/default/24.rom_ctrl_max_throughput_chk.1073648625 Mar 28 12:41:08 PM PDT 24 Mar 28 12:41:35 PM PDT 24 10270888408 ps
T672 /workspace/coverage/default/38.rom_ctrl_corrupt_sig_fatal_chk.1907303202 Mar 28 12:52:25 PM PDT 24 Mar 28 01:01:47 PM PDT 24 388664264240 ps
T673 /workspace/coverage/default/26.rom_ctrl_max_throughput_chk.516158692 Mar 28 12:51:52 PM PDT 24 Mar 28 12:52:06 PM PDT 24 434776752 ps
T674 /workspace/coverage/default/29.rom_ctrl_corrupt_sig_fatal_chk.94459778 Mar 28 12:52:10 PM PDT 24 Mar 28 01:02:19 PM PDT 24 44872742910 ps
T675 /workspace/coverage/default/40.rom_ctrl_corrupt_sig_fatal_chk.3774075759 Mar 28 12:41:30 PM PDT 24 Mar 28 12:47:50 PM PDT 24 142425765994 ps
T676 /workspace/coverage/default/25.rom_ctrl_kmac_err_chk.728885252 Mar 28 12:51:50 PM PDT 24 Mar 28 12:52:49 PM PDT 24 24971237184 ps
T677 /workspace/coverage/default/10.rom_ctrl_alert_test.962227467 Mar 28 12:40:39 PM PDT 24 Mar 28 12:40:48 PM PDT 24 1646430393 ps
T678 /workspace/coverage/default/43.rom_ctrl_max_throughput_chk.2727110946 Mar 28 12:52:32 PM PDT 24 Mar 28 12:52:56 PM PDT 24 16419895894 ps
T679 /workspace/coverage/default/11.rom_ctrl_corrupt_sig_fatal_chk.1716521021 Mar 28 12:40:38 PM PDT 24 Mar 28 12:54:31 PM PDT 24 73033227906 ps
T680 /workspace/coverage/default/47.rom_ctrl_smoke.548220334 Mar 28 12:41:42 PM PDT 24 Mar 28 12:42:20 PM PDT 24 2474097140 ps
T681 /workspace/coverage/default/34.rom_ctrl_kmac_err_chk.4288821894 Mar 28 12:52:11 PM PDT 24 Mar 28 12:53:09 PM PDT 24 7712186908 ps
T682 /workspace/coverage/default/20.rom_ctrl_kmac_err_chk.2431219915 Mar 28 12:51:55 PM PDT 24 Mar 28 12:52:33 PM PDT 24 5612269427 ps
T683 /workspace/coverage/default/23.rom_ctrl_alert_test.3581642923 Mar 28 12:41:08 PM PDT 24 Mar 28 12:41:31 PM PDT 24 3685787639 ps
T684 /workspace/coverage/default/26.rom_ctrl_smoke.3496534238 Mar 28 12:41:09 PM PDT 24 Mar 28 12:41:38 PM PDT 24 4658477954 ps
T72 /workspace/coverage/cover_reg_top/18.rom_ctrl_csr_rw.3421522223 Mar 28 12:44:28 PM PDT 24 Mar 28 12:44:51 PM PDT 24 2557782721 ps
T685 /workspace/coverage/cover_reg_top/9.rom_ctrl_tl_errors.3429845927 Mar 28 12:44:13 PM PDT 24 Mar 28 12:44:25 PM PDT 24 331732342 ps
T73 /workspace/coverage/cover_reg_top/1.rom_ctrl_csr_aliasing.1655322669 Mar 28 12:43:53 PM PDT 24 Mar 28 12:44:18 PM PDT 24 2861661451 ps
T74 /workspace/coverage/cover_reg_top/15.rom_ctrl_csr_rw.3847457674 Mar 28 12:44:20 PM PDT 24 Mar 28 12:44:40 PM PDT 24 3784562794 ps
T686 /workspace/coverage/cover_reg_top/0.rom_ctrl_tl_errors.2300384569 Mar 28 12:49:35 PM PDT 24 Mar 28 12:50:04 PM PDT 24 2645578945 ps
T687 /workspace/coverage/cover_reg_top/16.rom_ctrl_csr_mem_rw_with_rand_reset.2684064585 Mar 28 12:50:24 PM PDT 24 Mar 28 12:50:57 PM PDT 24 17814103134 ps
T688 /workspace/coverage/cover_reg_top/5.rom_ctrl_csr_mem_rw_with_rand_reset.313307268 Mar 28 12:44:01 PM PDT 24 Mar 28 12:44:11 PM PDT 24 721313870 ps
T78 /workspace/coverage/cover_reg_top/9.rom_ctrl_csr_rw.2324293589 Mar 28 12:50:09 PM PDT 24 Mar 28 12:50:41 PM PDT 24 16776574639 ps
T116 /workspace/coverage/cover_reg_top/0.rom_ctrl_same_csr_outstanding.2180087886 Mar 28 12:43:55 PM PDT 24 Mar 28 12:44:20 PM PDT 24 10893982728 ps
T689 /workspace/coverage/cover_reg_top/13.rom_ctrl_tl_errors.153418126 Mar 28 12:50:21 PM PDT 24 Mar 28 12:50:46 PM PDT 24 4459556682 ps
T117 /workspace/coverage/cover_reg_top/18.rom_ctrl_same_csr_outstanding.3202771442 Mar 28 12:44:19 PM PDT 24 Mar 28 12:44:45 PM PDT 24 13882564066 ps
T690 /workspace/coverage/cover_reg_top/4.rom_ctrl_csr_mem_rw_with_rand_reset.1108223553 Mar 28 12:50:07 PM PDT 24 Mar 28 12:50:17 PM PDT 24 357457668 ps
T67 /workspace/coverage/cover_reg_top/14.rom_ctrl_tl_intg_err.2157691536 Mar 28 12:50:23 PM PDT 24 Mar 28 12:53:16 PM PDT 24 29111970301 ps
T68 /workspace/coverage/cover_reg_top/3.rom_ctrl_tl_intg_err.417039887 Mar 28 12:43:56 PM PDT 24 Mar 28 12:45:31 PM PDT 24 2699552306 ps
T123 /workspace/coverage/cover_reg_top/2.rom_ctrl_csr_hw_reset.2406318749 Mar 28 12:50:07 PM PDT 24 Mar 28 12:50:44 PM PDT 24 8057628207 ps
T124 /workspace/coverage/cover_reg_top/19.rom_ctrl_csr_rw.3005613552 Mar 28 12:50:25 PM PDT 24 Mar 28 12:50:49 PM PDT 24 2472835966 ps
T79 /workspace/coverage/cover_reg_top/0.rom_ctrl_csr_hw_reset.2173216650 Mar 28 12:43:54 PM PDT 24 Mar 28 12:44:18 PM PDT 24 1920550392 ps
T691 /workspace/coverage/cover_reg_top/16.rom_ctrl_tl_errors.745372520 Mar 28 12:44:14 PM PDT 24 Mar 28 12:44:46 PM PDT 24 33558782820 ps
T80 /workspace/coverage/cover_reg_top/5.rom_ctrl_csr_rw.3721714576 Mar 28 12:44:01 PM PDT 24 Mar 28 12:44:17 PM PDT 24 4257415251 ps
T692 /workspace/coverage/cover_reg_top/0.rom_ctrl_csr_rw.357672996 Mar 28 12:50:07 PM PDT 24 Mar 28 12:50:30 PM PDT 24 2504792583 ps
T693 /workspace/coverage/cover_reg_top/19.rom_ctrl_csr_rw.3270459774 Mar 28 12:44:26 PM PDT 24 Mar 28 12:44:40 PM PDT 24 1683172292 ps
T694 /workspace/coverage/cover_reg_top/1.rom_ctrl_mem_walk.2744395295 Mar 28 12:43:54 PM PDT 24 Mar 28 12:44:02 PM PDT 24 751926708 ps
T118 /workspace/coverage/cover_reg_top/6.rom_ctrl_same_csr_outstanding.2403493835 Mar 28 12:50:06 PM PDT 24 Mar 28 12:50:25 PM PDT 24 3472057089 ps
T69 /workspace/coverage/cover_reg_top/2.rom_ctrl_tl_intg_err.549594834 Mar 28 12:50:08 PM PDT 24 Mar 28 12:52:41 PM PDT 24 1314970998 ps
T695 /workspace/coverage/cover_reg_top/4.rom_ctrl_tl_errors.1044640631 Mar 28 12:50:07 PM PDT 24 Mar 28 12:50:19 PM PDT 24 661860130 ps
T696 /workspace/coverage/cover_reg_top/2.rom_ctrl_mem_walk.212822575 Mar 28 12:50:07 PM PDT 24 Mar 28 12:50:29 PM PDT 24 9185800463 ps
T697 /workspace/coverage/cover_reg_top/17.rom_ctrl_tl_errors.4284905900 Mar 28 12:50:20 PM PDT 24 Mar 28 12:50:37 PM PDT 24 658291752 ps
T698 /workspace/coverage/cover_reg_top/12.rom_ctrl_tl_errors.2740516710 Mar 28 12:44:15 PM PDT 24 Mar 28 12:44:38 PM PDT 24 2022318341 ps
T699 /workspace/coverage/cover_reg_top/0.rom_ctrl_csr_rw.2649275565 Mar 28 12:43:51 PM PDT 24 Mar 28 12:44:25 PM PDT 24 12302513580 ps
T128 /workspace/coverage/cover_reg_top/6.rom_ctrl_tl_intg_err.1327243991 Mar 28 12:44:02 PM PDT 24 Mar 28 12:45:25 PM PDT 24 1149683237 ps
T700 /workspace/coverage/cover_reg_top/2.rom_ctrl_tl_errors.1141415627 Mar 28 12:43:57 PM PDT 24 Mar 28 12:44:10 PM PDT 24 689636882 ps
T81 /workspace/coverage/cover_reg_top/11.rom_ctrl_passthru_mem_tl_intg_err.610345202 Mar 28 12:44:16 PM PDT 24 Mar 28 12:46:49 PM PDT 24 16404023471 ps
T701 /workspace/coverage/cover_reg_top/15.rom_ctrl_csr_mem_rw_with_rand_reset.2522126642 Mar 28 12:50:29 PM PDT 24 Mar 28 12:50:43 PM PDT 24 3439308308 ps
T702 /workspace/coverage/cover_reg_top/0.rom_ctrl_csr_bit_bash.4036569953 Mar 28 12:43:56 PM PDT 24 Mar 28 12:44:13 PM PDT 24 8175255786 ps
T703 /workspace/coverage/cover_reg_top/19.rom_ctrl_csr_mem_rw_with_rand_reset.4028760869 Mar 28 12:50:22 PM PDT 24 Mar 28 12:50:50 PM PDT 24 12538527405 ps
T704 /workspace/coverage/cover_reg_top/2.rom_ctrl_csr_mem_rw_with_rand_reset.1065222807 Mar 28 12:43:56 PM PDT 24 Mar 28 12:44:29 PM PDT 24 8519669277 ps
T705 /workspace/coverage/cover_reg_top/19.rom_ctrl_tl_errors.4031431226 Mar 28 12:50:24 PM PDT 24 Mar 28 12:50:57 PM PDT 24 4936709890 ps
T706 /workspace/coverage/cover_reg_top/11.rom_ctrl_csr_mem_rw_with_rand_reset.3540582703 Mar 28 12:50:20 PM PDT 24 Mar 28 12:50:46 PM PDT 24 10923966435 ps
T133 /workspace/coverage/cover_reg_top/11.rom_ctrl_tl_intg_err.1376192884 Mar 28 12:50:18 PM PDT 24 Mar 28 12:52:51 PM PDT 24 589431173 ps
T143 /workspace/coverage/cover_reg_top/18.rom_ctrl_tl_intg_err.513357190 Mar 28 12:44:19 PM PDT 24 Mar 28 12:47:01 PM PDT 24 12780810641 ps
T119 /workspace/coverage/cover_reg_top/6.rom_ctrl_csr_rw.266305197 Mar 28 12:50:07 PM PDT 24 Mar 28 12:50:35 PM PDT 24 6846583877 ps
T707 /workspace/coverage/cover_reg_top/3.rom_ctrl_csr_mem_rw_with_rand_reset.1536142610 Mar 28 12:43:57 PM PDT 24 Mar 28 12:44:06 PM PDT 24 777090538 ps
T708 /workspace/coverage/cover_reg_top/4.rom_ctrl_csr_aliasing.1570347710 Mar 28 12:43:57 PM PDT 24 Mar 28 12:44:24 PM PDT 24 31991284485 ps
T140 /workspace/coverage/cover_reg_top/11.rom_ctrl_tl_intg_err.1116674789 Mar 28 12:44:14 PM PDT 24 Mar 28 12:46:48 PM PDT 24 1274515784 ps
T709 /workspace/coverage/cover_reg_top/14.rom_ctrl_tl_errors.4123883495 Mar 28 12:50:22 PM PDT 24 Mar 28 12:50:48 PM PDT 24 1906823747 ps
T710 /workspace/coverage/cover_reg_top/10.rom_ctrl_csr_mem_rw_with_rand_reset.142518361 Mar 28 12:50:22 PM PDT 24 Mar 28 12:50:41 PM PDT 24 1641789962 ps
T82 /workspace/coverage/cover_reg_top/13.rom_ctrl_passthru_mem_tl_intg_err.2047524218 Mar 28 12:50:22 PM PDT 24 Mar 28 12:52:13 PM PDT 24 23412450754 ps
T120 /workspace/coverage/cover_reg_top/18.rom_ctrl_same_csr_outstanding.3129809771 Mar 28 12:50:23 PM PDT 24 Mar 28 12:50:31 PM PDT 24 338337175 ps
T83 /workspace/coverage/cover_reg_top/13.rom_ctrl_same_csr_outstanding.2068057764 Mar 28 12:50:21 PM PDT 24 Mar 28 12:50:49 PM PDT 24 2540766491 ps
T84 /workspace/coverage/cover_reg_top/2.rom_ctrl_same_csr_outstanding.3098993436 Mar 28 12:43:56 PM PDT 24 Mar 28 12:44:23 PM PDT 24 4919337123 ps
T711 /workspace/coverage/cover_reg_top/3.rom_ctrl_csr_mem_rw_with_rand_reset.428091167 Mar 28 12:50:07 PM PDT 24 Mar 28 12:50:23 PM PDT 24 6785595690 ps
T712 /workspace/coverage/cover_reg_top/11.rom_ctrl_tl_errors.3407739276 Mar 28 12:44:22 PM PDT 24 Mar 28 12:44:55 PM PDT 24 3569795908 ps
T713 /workspace/coverage/cover_reg_top/12.rom_ctrl_csr_rw.2337921390 Mar 28 12:50:19 PM PDT 24 Mar 28 12:50:39 PM PDT 24 7810633737 ps
T714 /workspace/coverage/cover_reg_top/1.rom_ctrl_csr_mem_rw_with_rand_reset.1243291960 Mar 28 12:43:57 PM PDT 24 Mar 28 12:44:06 PM PDT 24 659783843 ps
T85 /workspace/coverage/cover_reg_top/5.rom_ctrl_passthru_mem_tl_intg_err.265694580 Mar 28 12:50:07 PM PDT 24 Mar 28 12:51:05 PM PDT 24 1071930133 ps
T129 /workspace/coverage/cover_reg_top/15.rom_ctrl_tl_intg_err.1336104216 Mar 28 12:44:15 PM PDT 24 Mar 28 12:46:55 PM PDT 24 3193824091 ps
T121 /workspace/coverage/cover_reg_top/5.rom_ctrl_same_csr_outstanding.2903643047 Mar 28 12:44:06 PM PDT 24 Mar 28 12:44:28 PM PDT 24 8875108430 ps
T715 /workspace/coverage/cover_reg_top/2.rom_ctrl_csr_bit_bash.363360892 Mar 28 12:50:08 PM PDT 24 Mar 28 12:50:23 PM PDT 24 16460199649 ps
T716 /workspace/coverage/cover_reg_top/1.rom_ctrl_mem_partial_access.329968437 Mar 28 12:43:58 PM PDT 24 Mar 28 12:44:10 PM PDT 24 3288011460 ps
T122 /workspace/coverage/cover_reg_top/11.rom_ctrl_csr_rw.2480145206 Mar 28 12:44:19 PM PDT 24 Mar 28 12:44:28 PM PDT 24 338791350 ps
T717 /workspace/coverage/cover_reg_top/9.rom_ctrl_same_csr_outstanding.3079836819 Mar 28 12:44:16 PM PDT 24 Mar 28 12:44:42 PM PDT 24 2883047700 ps
T89 /workspace/coverage/cover_reg_top/8.rom_ctrl_passthru_mem_tl_intg_err.1910769869 Mar 28 12:50:06 PM PDT 24 Mar 28 12:52:49 PM PDT 24 36766748284 ps
T718 /workspace/coverage/cover_reg_top/12.rom_ctrl_csr_mem_rw_with_rand_reset.1545639598 Mar 28 12:44:16 PM PDT 24 Mar 28 12:44:37 PM PDT 24 11093294194 ps
T719 /workspace/coverage/cover_reg_top/8.rom_ctrl_csr_mem_rw_with_rand_reset.3809286037 Mar 28 12:50:08 PM PDT 24 Mar 28 12:50:18 PM PDT 24 179013490 ps
T90 /workspace/coverage/cover_reg_top/12.rom_ctrl_passthru_mem_tl_intg_err.957870420 Mar 28 12:50:20 PM PDT 24 Mar 28 12:51:49 PM PDT 24 18097039608 ps
T720 /workspace/coverage/cover_reg_top/4.rom_ctrl_csr_rw.1556071630 Mar 28 12:50:09 PM PDT 24 Mar 28 12:50:41 PM PDT 24 4346241050 ps
T91 /workspace/coverage/cover_reg_top/4.rom_ctrl_csr_rw.4250942721 Mar 28 12:43:57 PM PDT 24 Mar 28 12:44:13 PM PDT 24 4936411179 ps
T92 /workspace/coverage/cover_reg_top/19.rom_ctrl_passthru_mem_tl_intg_err.2729366615 Mar 28 12:44:21 PM PDT 24 Mar 28 12:45:29 PM PDT 24 10339700418 ps
T721 /workspace/coverage/cover_reg_top/10.rom_ctrl_tl_errors.1324403419 Mar 28 12:50:06 PM PDT 24 Mar 28 12:50:43 PM PDT 24 4294413320 ps
T722 /workspace/coverage/cover_reg_top/3.rom_ctrl_same_csr_outstanding.1427019472 Mar 28 12:50:08 PM PDT 24 Mar 28 12:50:47 PM PDT 24 26106493305 ps
T723 /workspace/coverage/cover_reg_top/11.rom_ctrl_csr_rw.2623309078 Mar 28 12:50:19 PM PDT 24 Mar 28 12:50:28 PM PDT 24 1831933536 ps
T724 /workspace/coverage/cover_reg_top/4.rom_ctrl_mem_partial_access.324189144 Mar 28 12:50:07 PM PDT 24 Mar 28 12:50:32 PM PDT 24 5520111674 ps
T93 /workspace/coverage/cover_reg_top/15.rom_ctrl_passthru_mem_tl_intg_err.3215750631 Mar 28 12:50:22 PM PDT 24 Mar 28 12:51:29 PM PDT 24 14778800423 ps
T725 /workspace/coverage/cover_reg_top/13.rom_ctrl_tl_intg_err.2392402920 Mar 28 12:44:21 PM PDT 24 Mar 28 12:45:42 PM PDT 24 1766458183 ps
T726 /workspace/coverage/cover_reg_top/4.rom_ctrl_same_csr_outstanding.3920568075 Mar 28 12:43:57 PM PDT 24 Mar 28 12:44:29 PM PDT 24 3985080915 ps
T727 /workspace/coverage/cover_reg_top/15.rom_ctrl_same_csr_outstanding.1357741863 Mar 28 12:50:21 PM PDT 24 Mar 28 12:50:35 PM PDT 24 987114248 ps
T728 /workspace/coverage/cover_reg_top/9.rom_ctrl_csr_mem_rw_with_rand_reset.4038658951 Mar 28 12:50:08 PM PDT 24 Mar 28 12:50:34 PM PDT 24 5833113664 ps
T729 /workspace/coverage/cover_reg_top/12.rom_ctrl_csr_mem_rw_with_rand_reset.3603441843 Mar 28 12:50:20 PM PDT 24 Mar 28 12:50:51 PM PDT 24 3628507514 ps
T730 /workspace/coverage/cover_reg_top/14.rom_ctrl_same_csr_outstanding.834720614 Mar 28 12:44:21 PM PDT 24 Mar 28 12:44:34 PM PDT 24 577365188 ps
T94 /workspace/coverage/cover_reg_top/7.rom_ctrl_csr_rw.508568403 Mar 28 12:44:21 PM PDT 24 Mar 28 12:44:43 PM PDT 24 3935631415 ps
T731 /workspace/coverage/cover_reg_top/1.rom_ctrl_csr_bit_bash.1926477629 Mar 28 12:50:08 PM PDT 24 Mar 28 12:50:30 PM PDT 24 4108202840 ps
T732 /workspace/coverage/cover_reg_top/0.rom_ctrl_csr_hw_reset.2617575127 Mar 28 12:50:08 PM PDT 24 Mar 28 12:50:27 PM PDT 24 3637579198 ps
T733 /workspace/coverage/cover_reg_top/11.rom_ctrl_same_csr_outstanding.3738121398 Mar 28 12:50:17 PM PDT 24 Mar 28 12:50:37 PM PDT 24 5615784430 ps
T734 /workspace/coverage/cover_reg_top/6.rom_ctrl_csr_mem_rw_with_rand_reset.4156872753 Mar 28 12:43:52 PM PDT 24 Mar 28 12:44:06 PM PDT 24 8217173296 ps
T735 /workspace/coverage/cover_reg_top/3.rom_ctrl_csr_bit_bash.1310794931 Mar 28 12:50:06 PM PDT 24 Mar 28 12:50:15 PM PDT 24 3298910155 ps
T736 /workspace/coverage/cover_reg_top/18.rom_ctrl_csr_mem_rw_with_rand_reset.4113117241 Mar 28 12:50:22 PM PDT 24 Mar 28 12:50:34 PM PDT 24 683476625 ps
T737 /workspace/coverage/cover_reg_top/14.rom_ctrl_csr_mem_rw_with_rand_reset.2566475716 Mar 28 12:50:17 PM PDT 24 Mar 28 12:50:38 PM PDT 24 1872449128 ps
T138 /workspace/coverage/cover_reg_top/8.rom_ctrl_tl_intg_err.884278478 Mar 28 12:50:10 PM PDT 24 Mar 28 12:51:39 PM PDT 24 3676666654 ps
T738 /workspace/coverage/cover_reg_top/10.rom_ctrl_same_csr_outstanding.3337257273 Mar 28 12:50:20 PM PDT 24 Mar 28 12:50:49 PM PDT 24 6877154303 ps
T739 /workspace/coverage/cover_reg_top/0.rom_ctrl_csr_aliasing.1748959658 Mar 28 12:50:06 PM PDT 24 Mar 28 12:50:25 PM PDT 24 6897826114 ps
T740 /workspace/coverage/cover_reg_top/11.rom_ctrl_tl_errors.3060508946 Mar 28 12:50:20 PM PDT 24 Mar 28 12:50:56 PM PDT 24 4097626777 ps
T95 /workspace/coverage/cover_reg_top/7.rom_ctrl_csr_rw.4208980899 Mar 28 12:50:10 PM PDT 24 Mar 28 12:50:36 PM PDT 24 3186018655 ps
T741 /workspace/coverage/cover_reg_top/12.rom_ctrl_tl_intg_err.1747332735 Mar 28 12:44:15 PM PDT 24 Mar 28 12:45:49 PM PDT 24 11020089464 ps
T742 /workspace/coverage/cover_reg_top/1.rom_ctrl_same_csr_outstanding.861164868 Mar 28 12:43:54 PM PDT 24 Mar 28 12:44:10 PM PDT 24 4739823309 ps
T131 /workspace/coverage/cover_reg_top/19.rom_ctrl_tl_intg_err.1527142985 Mar 28 12:44:25 PM PDT 24 Mar 28 12:47:11 PM PDT 24 14376418554 ps
T743 /workspace/coverage/cover_reg_top/13.rom_ctrl_tl_errors.1009391463 Mar 28 12:44:17 PM PDT 24 Mar 28 12:44:38 PM PDT 24 4453290271 ps
T744 /workspace/coverage/cover_reg_top/6.rom_ctrl_same_csr_outstanding.2228542221 Mar 28 12:43:57 PM PDT 24 Mar 28 12:44:16 PM PDT 24 1613860592 ps
T745 /workspace/coverage/cover_reg_top/6.rom_ctrl_tl_errors.1570538583 Mar 28 12:50:06 PM PDT 24 Mar 28 12:50:25 PM PDT 24 8954637083 ps
T746 /workspace/coverage/cover_reg_top/15.rom_ctrl_csr_rw.1948900861 Mar 28 12:50:21 PM PDT 24 Mar 28 12:50:49 PM PDT 24 10311016146 ps
T747 /workspace/coverage/cover_reg_top/4.rom_ctrl_same_csr_outstanding.3543606154 Mar 28 12:50:05 PM PDT 24 Mar 28 12:50:26 PM PDT 24 4800586812 ps
T748 /workspace/coverage/cover_reg_top/2.rom_ctrl_csr_aliasing.1651421549 Mar 28 12:50:06 PM PDT 24 Mar 28 12:50:25 PM PDT 24 7386602038 ps
T749 /workspace/coverage/cover_reg_top/1.rom_ctrl_tl_errors.2167930349 Mar 28 12:50:04 PM PDT 24 Mar 28 12:50:35 PM PDT 24 13118089921 ps
T750 /workspace/coverage/cover_reg_top/2.rom_ctrl_csr_bit_bash.965215690 Mar 28 12:43:51 PM PDT 24 Mar 28 12:44:07 PM PDT 24 1077074842 ps
T751 /workspace/coverage/cover_reg_top/5.rom_ctrl_same_csr_outstanding.529865297 Mar 28 12:50:06 PM PDT 24 Mar 28 12:50:34 PM PDT 24 13152652820 ps
T752 /workspace/coverage/cover_reg_top/13.rom_ctrl_csr_mem_rw_with_rand_reset.933834724 Mar 28 12:44:14 PM PDT 24 Mar 28 12:44:28 PM PDT 24 1359454456 ps
T130 /workspace/coverage/cover_reg_top/17.rom_ctrl_tl_intg_err.2801623976 Mar 28 12:50:21 PM PDT 24 Mar 28 12:53:09 PM PDT 24 810834181 ps
T753 /workspace/coverage/cover_reg_top/12.rom_ctrl_same_csr_outstanding.182528086 Mar 28 12:50:20 PM PDT 24 Mar 28 12:50:42 PM PDT 24 8897911153 ps
T96 /workspace/coverage/cover_reg_top/9.rom_ctrl_passthru_mem_tl_intg_err.3451766740 Mar 28 12:44:20 PM PDT 24 Mar 28 12:47:04 PM PDT 24 17873710479 ps
T754 /workspace/coverage/cover_reg_top/3.rom_ctrl_passthru_mem_tl_intg_err.1798058769 Mar 28 12:50:00 PM PDT 24 Mar 28 12:51:24 PM PDT 24 31443792646 ps
T755 /workspace/coverage/cover_reg_top/5.rom_ctrl_csr_mem_rw_with_rand_reset.1726346372 Mar 28 12:50:04 PM PDT 24 Mar 28 12:50:26 PM PDT 24 8871643003 ps
T756 /workspace/coverage/cover_reg_top/17.rom_ctrl_same_csr_outstanding.3476687365 Mar 28 12:44:17 PM PDT 24 Mar 28 12:44:31 PM PDT 24 3550937467 ps
T757 /workspace/coverage/cover_reg_top/4.rom_ctrl_csr_hw_reset.42061978 Mar 28 12:50:08 PM PDT 24 Mar 28 12:50:44 PM PDT 24 16742527707 ps
T758 /workspace/coverage/cover_reg_top/3.rom_ctrl_csr_hw_reset.1492578696 Mar 28 12:43:50 PM PDT 24 Mar 28 12:44:09 PM PDT 24 1013007266 ps
T759 /workspace/coverage/cover_reg_top/3.rom_ctrl_mem_walk.2738448974 Mar 28 12:44:01 PM PDT 24 Mar 28 12:44:15 PM PDT 24 851788199 ps
T136 /workspace/coverage/cover_reg_top/3.rom_ctrl_tl_intg_err.3847227537 Mar 28 12:50:07 PM PDT 24 Mar 28 12:51:40 PM PDT 24 3816036087 ps
T760 /workspace/coverage/cover_reg_top/4.rom_ctrl_mem_walk.3485134628 Mar 28 12:43:59 PM PDT 24 Mar 28 12:44:07 PM PDT 24 752098761 ps
T761 /workspace/coverage/cover_reg_top/8.rom_ctrl_tl_errors.482337039 Mar 28 12:44:15 PM PDT 24 Mar 28 12:44:39 PM PDT 24 6354696718 ps
T762 /workspace/coverage/cover_reg_top/12.rom_ctrl_csr_rw.2341689155 Mar 28 12:44:17 PM PDT 24 Mar 28 12:44:35 PM PDT 24 6153869344 ps
T132 /workspace/coverage/cover_reg_top/14.rom_ctrl_tl_intg_err.3672986357 Mar 28 12:44:19 PM PDT 24 Mar 28 12:47:16 PM PDT 24 4107782994 ps
T763 /workspace/coverage/cover_reg_top/2.rom_ctrl_tl_intg_err.2585300515 Mar 28 12:43:55 PM PDT 24 Mar 28 12:45:41 PM PDT 24 16946267349 ps
T764 /workspace/coverage/cover_reg_top/17.rom_ctrl_csr_mem_rw_with_rand_reset.3716243630 Mar 28 12:50:22 PM PDT 24 Mar 28 12:50:51 PM PDT 24 7022806959 ps
T765 /workspace/coverage/cover_reg_top/5.rom_ctrl_tl_errors.2719551403 Mar 28 12:50:07 PM PDT 24 Mar 28 12:50:24 PM PDT 24 576937450 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%