Tests
dashboard | hierarchy | modlist | groups | tests | asserts
Total Coverage Summary 
SCORELINECONDTOGGLEFSMBRANCHASSERTGROUP
97.62 96.96 93.40 97.88 100.00 98.68 98.04 98.37


Total test records in report: 930
tests.html | tests1.html | tests2.html | tests3.html | tests4.html | tests5.html | tests6.html | tests7.html | tests8.html | tests9.html | tests10.html | tests11.html | tests12.html | tests13.html | tests14.html | tests15.html | tests16.html | tests17.html | tests18.html
T550 /workspace/coverage/default/19.rom_ctrl_smoke.1765214522 Mar 31 12:28:46 PM PDT 24 Mar 31 12:29:12 PM PDT 24 2789475076 ps
T551 /workspace/coverage/default/3.rom_ctrl_alert_test.3320000444 Mar 31 12:28:33 PM PDT 24 Mar 31 12:28:43 PM PDT 24 1102117410 ps
T552 /workspace/coverage/default/19.rom_ctrl_kmac_err_chk.2493732536 Mar 31 12:28:43 PM PDT 24 Mar 31 12:29:11 PM PDT 24 26658643737 ps
T553 /workspace/coverage/default/31.rom_ctrl_kmac_err_chk.3413749399 Mar 31 12:46:45 PM PDT 24 Mar 31 12:47:19 PM PDT 24 14527091724 ps
T554 /workspace/coverage/default/33.rom_ctrl_max_throughput_chk.2057157897 Mar 31 12:28:56 PM PDT 24 Mar 31 12:29:02 PM PDT 24 102420919 ps
T555 /workspace/coverage/default/33.rom_ctrl_stress_all_with_rand_reset.3306533874 Mar 31 12:28:47 PM PDT 24 Mar 31 01:35:08 PM PDT 24 101495454170 ps
T556 /workspace/coverage/default/1.rom_ctrl_alert_test.153209544 Mar 31 12:28:29 PM PDT 24 Mar 31 12:28:42 PM PDT 24 2886898260 ps
T557 /workspace/coverage/default/6.rom_ctrl_corrupt_sig_fatal_chk.3295114155 Mar 31 12:45:42 PM PDT 24 Mar 31 12:47:33 PM PDT 24 4465123099 ps
T558 /workspace/coverage/default/18.rom_ctrl_kmac_err_chk.1700986327 Mar 31 12:28:47 PM PDT 24 Mar 31 12:29:16 PM PDT 24 7035700119 ps
T559 /workspace/coverage/default/2.rom_ctrl_stress_all_with_rand_reset.3883698643 Mar 31 12:45:33 PM PDT 24 Mar 31 01:15:41 PM PDT 24 329827986191 ps
T560 /workspace/coverage/default/13.rom_ctrl_corrupt_sig_fatal_chk.3076199928 Mar 31 12:45:55 PM PDT 24 Mar 31 12:51:29 PM PDT 24 27967948633 ps
T561 /workspace/coverage/default/10.rom_ctrl_corrupt_sig_fatal_chk.3166183495 Mar 31 12:45:48 PM PDT 24 Mar 31 12:52:12 PM PDT 24 136153374962 ps
T562 /workspace/coverage/default/28.rom_ctrl_max_throughput_chk.1907659742 Mar 31 12:29:41 PM PDT 24 Mar 31 12:29:56 PM PDT 24 3475223244 ps
T563 /workspace/coverage/default/27.rom_ctrl_max_throughput_chk.3738694636 Mar 31 12:46:31 PM PDT 24 Mar 31 12:46:37 PM PDT 24 96926670 ps
T564 /workspace/coverage/default/34.rom_ctrl_max_throughput_chk.2725884496 Mar 31 12:28:49 PM PDT 24 Mar 31 12:29:04 PM PDT 24 1795229659 ps
T565 /workspace/coverage/default/15.rom_ctrl_stress_all.3517933230 Mar 31 12:46:02 PM PDT 24 Mar 31 12:46:51 PM PDT 24 50599438026 ps
T566 /workspace/coverage/default/23.rom_ctrl_stress_all.3559144327 Mar 31 12:46:25 PM PDT 24 Mar 31 12:47:19 PM PDT 24 5917147614 ps
T567 /workspace/coverage/default/3.rom_ctrl_max_throughput_chk.1507205076 Mar 31 12:28:26 PM PDT 24 Mar 31 12:28:38 PM PDT 24 4159338303 ps
T568 /workspace/coverage/default/12.rom_ctrl_max_throughput_chk.2610356631 Mar 31 12:45:55 PM PDT 24 Mar 31 12:46:07 PM PDT 24 1013486362 ps
T569 /workspace/coverage/default/47.rom_ctrl_kmac_err_chk.2952041733 Mar 31 12:29:04 PM PDT 24 Mar 31 12:29:38 PM PDT 24 14505038606 ps
T41 /workspace/coverage/default/1.rom_ctrl_sec_cm.1413727858 Mar 31 12:28:24 PM PDT 24 Mar 31 12:30:10 PM PDT 24 2426429124 ps
T570 /workspace/coverage/default/29.rom_ctrl_kmac_err_chk.3607364679 Mar 31 12:28:49 PM PDT 24 Mar 31 12:29:03 PM PDT 24 695305079 ps
T571 /workspace/coverage/default/42.rom_ctrl_max_throughput_chk.1269427055 Mar 31 12:29:55 PM PDT 24 Mar 31 12:30:03 PM PDT 24 389536223 ps
T572 /workspace/coverage/default/23.rom_ctrl_kmac_err_chk.2229169382 Mar 31 12:28:50 PM PDT 24 Mar 31 12:29:12 PM PDT 24 10509083307 ps
T573 /workspace/coverage/default/10.rom_ctrl_smoke.3757372617 Mar 31 12:45:50 PM PDT 24 Mar 31 12:46:17 PM PDT 24 5681806582 ps
T574 /workspace/coverage/default/14.rom_ctrl_corrupt_sig_fatal_chk.3044806117 Mar 31 12:28:44 PM PDT 24 Mar 31 12:36:59 PM PDT 24 193165343249 ps
T575 /workspace/coverage/default/15.rom_ctrl_alert_test.413052615 Mar 31 12:28:43 PM PDT 24 Mar 31 12:28:47 PM PDT 24 99180614 ps
T576 /workspace/coverage/default/38.rom_ctrl_corrupt_sig_fatal_chk.4021458742 Mar 31 12:28:45 PM PDT 24 Mar 31 12:34:43 PM PDT 24 65269150585 ps
T577 /workspace/coverage/default/30.rom_ctrl_smoke.1716381199 Mar 31 12:46:40 PM PDT 24 Mar 31 12:47:04 PM PDT 24 4572432654 ps
T578 /workspace/coverage/default/0.rom_ctrl_corrupt_sig_fatal_chk.723030203 Mar 31 12:28:29 PM PDT 24 Mar 31 12:30:45 PM PDT 24 56029149211 ps
T579 /workspace/coverage/default/28.rom_ctrl_stress_all.3545244777 Mar 31 12:29:10 PM PDT 24 Mar 31 12:29:45 PM PDT 24 2544694951 ps
T580 /workspace/coverage/default/43.rom_ctrl_alert_test.3943447647 Mar 31 12:28:58 PM PDT 24 Mar 31 12:29:12 PM PDT 24 1552708580 ps
T581 /workspace/coverage/default/22.rom_ctrl_max_throughput_chk.528837195 Mar 31 12:28:43 PM PDT 24 Mar 31 12:29:00 PM PDT 24 7619552250 ps
T42 /workspace/coverage/default/1.rom_ctrl_sec_cm.4189662403 Mar 31 12:45:38 PM PDT 24 Mar 31 12:47:16 PM PDT 24 1470369575 ps
T582 /workspace/coverage/default/37.rom_ctrl_smoke.961710212 Mar 31 12:46:52 PM PDT 24 Mar 31 12:47:01 PM PDT 24 181065834 ps
T583 /workspace/coverage/default/27.rom_ctrl_smoke.1316630565 Mar 31 12:46:29 PM PDT 24 Mar 31 12:46:39 PM PDT 24 1399362029 ps
T584 /workspace/coverage/default/10.rom_ctrl_alert_test.3037210797 Mar 31 12:45:50 PM PDT 24 Mar 31 12:46:01 PM PDT 24 4291235471 ps
T585 /workspace/coverage/default/29.rom_ctrl_alert_test.772186573 Mar 31 12:28:45 PM PDT 24 Mar 31 12:28:49 PM PDT 24 168695282 ps
T586 /workspace/coverage/default/35.rom_ctrl_stress_all.3655036383 Mar 31 12:46:52 PM PDT 24 Mar 31 12:47:42 PM PDT 24 36232434160 ps
T587 /workspace/coverage/default/38.rom_ctrl_max_throughput_chk.4169378374 Mar 31 12:47:00 PM PDT 24 Mar 31 12:47:14 PM PDT 24 4365209723 ps
T588 /workspace/coverage/default/20.rom_ctrl_alert_test.1157273726 Mar 31 12:46:16 PM PDT 24 Mar 31 12:46:27 PM PDT 24 942287758 ps
T589 /workspace/coverage/default/23.rom_ctrl_kmac_err_chk.1974026396 Mar 31 12:46:28 PM PDT 24 Mar 31 12:46:39 PM PDT 24 1385471035 ps
T590 /workspace/coverage/default/49.rom_ctrl_stress_all.2476545668 Mar 31 12:47:24 PM PDT 24 Mar 31 12:47:34 PM PDT 24 1308112364 ps
T591 /workspace/coverage/default/46.rom_ctrl_alert_test.1871319644 Mar 31 12:47:16 PM PDT 24 Mar 31 12:47:30 PM PDT 24 7774468801 ps
T592 /workspace/coverage/default/10.rom_ctrl_max_throughput_chk.1358194784 Mar 31 12:28:36 PM PDT 24 Mar 31 12:28:54 PM PDT 24 2178708795 ps
T593 /workspace/coverage/default/41.rom_ctrl_stress_all.296264444 Mar 31 12:29:08 PM PDT 24 Mar 31 12:29:21 PM PDT 24 1589255471 ps
T594 /workspace/coverage/default/7.rom_ctrl_stress_all.857734415 Mar 31 12:28:33 PM PDT 24 Mar 31 12:28:54 PM PDT 24 1592009093 ps
T595 /workspace/coverage/default/27.rom_ctrl_smoke.1572088942 Mar 31 12:28:59 PM PDT 24 Mar 31 12:29:24 PM PDT 24 2385162006 ps
T596 /workspace/coverage/default/19.rom_ctrl_stress_all.3126024265 Mar 31 12:28:44 PM PDT 24 Mar 31 12:29:02 PM PDT 24 6761040773 ps
T597 /workspace/coverage/default/35.rom_ctrl_alert_test.2732243753 Mar 31 12:29:56 PM PDT 24 Mar 31 12:30:04 PM PDT 24 1969382792 ps
T598 /workspace/coverage/default/35.rom_ctrl_corrupt_sig_fatal_chk.3096005753 Mar 31 12:46:52 PM PDT 24 Mar 31 12:49:41 PM PDT 24 73732926361 ps
T599 /workspace/coverage/default/2.rom_ctrl_corrupt_sig_fatal_chk.531408060 Mar 31 12:45:34 PM PDT 24 Mar 31 12:48:29 PM PDT 24 13262759127 ps
T600 /workspace/coverage/default/36.rom_ctrl_corrupt_sig_fatal_chk.1244857009 Mar 31 12:29:15 PM PDT 24 Mar 31 12:30:44 PM PDT 24 5743507872 ps
T601 /workspace/coverage/default/10.rom_ctrl_stress_all.765526594 Mar 31 12:45:49 PM PDT 24 Mar 31 12:46:08 PM PDT 24 6481459921 ps
T602 /workspace/coverage/default/48.rom_ctrl_smoke.1364908494 Mar 31 12:29:05 PM PDT 24 Mar 31 12:29:19 PM PDT 24 593154397 ps
T603 /workspace/coverage/default/44.rom_ctrl_corrupt_sig_fatal_chk.1054836667 Mar 31 12:47:14 PM PDT 24 Mar 31 12:50:56 PM PDT 24 60178532024 ps
T604 /workspace/coverage/default/31.rom_ctrl_max_throughput_chk.1810016617 Mar 31 12:46:45 PM PDT 24 Mar 31 12:46:52 PM PDT 24 95986839 ps
T605 /workspace/coverage/default/30.rom_ctrl_max_throughput_chk.3190017244 Mar 31 12:28:54 PM PDT 24 Mar 31 12:29:06 PM PDT 24 1076046444 ps
T606 /workspace/coverage/default/38.rom_ctrl_stress_all.121428368 Mar 31 12:47:00 PM PDT 24 Mar 31 12:47:39 PM PDT 24 1928514328 ps
T607 /workspace/coverage/default/32.rom_ctrl_max_throughput_chk.2676288284 Mar 31 12:28:47 PM PDT 24 Mar 31 12:29:05 PM PDT 24 7544296925 ps
T608 /workspace/coverage/default/4.rom_ctrl_max_throughput_chk.81449903 Mar 31 12:45:34 PM PDT 24 Mar 31 12:45:39 PM PDT 24 95413505 ps
T609 /workspace/coverage/default/17.rom_ctrl_corrupt_sig_fatal_chk.1468971313 Mar 31 12:28:48 PM PDT 24 Mar 31 12:32:51 PM PDT 24 24119409083 ps
T610 /workspace/coverage/default/6.rom_ctrl_alert_test.1832510193 Mar 31 12:28:40 PM PDT 24 Mar 31 12:28:48 PM PDT 24 409041090 ps
T120 /workspace/coverage/default/22.rom_ctrl_stress_all_with_rand_reset.420742496 Mar 31 12:46:27 PM PDT 24 Mar 31 03:33:48 PM PDT 24 253529632456 ps
T611 /workspace/coverage/default/35.rom_ctrl_stress_all.1043861019 Mar 31 12:28:55 PM PDT 24 Mar 31 12:29:14 PM PDT 24 1747348954 ps
T612 /workspace/coverage/default/29.rom_ctrl_smoke.3496111055 Mar 31 12:28:50 PM PDT 24 Mar 31 12:29:19 PM PDT 24 6119615592 ps
T613 /workspace/coverage/default/39.rom_ctrl_corrupt_sig_fatal_chk.4201529712 Mar 31 12:47:08 PM PDT 24 Mar 31 12:48:54 PM PDT 24 1552334169 ps
T614 /workspace/coverage/default/9.rom_ctrl_kmac_err_chk.2570852447 Mar 31 12:28:28 PM PDT 24 Mar 31 12:28:50 PM PDT 24 4108618483 ps
T615 /workspace/coverage/default/42.rom_ctrl_stress_all.1946551661 Mar 31 12:47:10 PM PDT 24 Mar 31 12:48:28 PM PDT 24 37774517418 ps
T616 /workspace/coverage/default/16.rom_ctrl_alert_test.2296487474 Mar 31 12:46:12 PM PDT 24 Mar 31 12:46:29 PM PDT 24 3917099304 ps
T617 /workspace/coverage/default/49.rom_ctrl_kmac_err_chk.2910228506 Mar 31 12:28:49 PM PDT 24 Mar 31 12:29:23 PM PDT 24 4316423991 ps
T618 /workspace/coverage/default/9.rom_ctrl_alert_test.3983560703 Mar 31 12:45:48 PM PDT 24 Mar 31 12:45:59 PM PDT 24 1106561677 ps
T619 /workspace/coverage/default/34.rom_ctrl_kmac_err_chk.787435197 Mar 31 12:28:47 PM PDT 24 Mar 31 12:29:22 PM PDT 24 14374397639 ps
T620 /workspace/coverage/default/16.rom_ctrl_alert_test.2858057720 Mar 31 12:28:46 PM PDT 24 Mar 31 12:28:51 PM PDT 24 88950886 ps
T621 /workspace/coverage/default/20.rom_ctrl_smoke.2494819428 Mar 31 12:28:44 PM PDT 24 Mar 31 12:28:54 PM PDT 24 669567189 ps
T622 /workspace/coverage/default/1.rom_ctrl_kmac_err_chk.2192065110 Mar 31 12:28:01 PM PDT 24 Mar 31 12:28:30 PM PDT 24 29810780211 ps
T623 /workspace/coverage/default/13.rom_ctrl_stress_all.1199615485 Mar 31 12:28:32 PM PDT 24 Mar 31 12:29:26 PM PDT 24 5103845695 ps
T624 /workspace/coverage/default/17.rom_ctrl_stress_all.835802584 Mar 31 12:28:54 PM PDT 24 Mar 31 12:29:23 PM PDT 24 1388169950 ps
T625 /workspace/coverage/default/42.rom_ctrl_corrupt_sig_fatal_chk.1506353187 Mar 31 12:47:11 PM PDT 24 Mar 31 12:52:09 PM PDT 24 328774419246 ps
T626 /workspace/coverage/default/1.rom_ctrl_smoke.1119694790 Mar 31 12:45:26 PM PDT 24 Mar 31 12:45:58 PM PDT 24 7521746485 ps
T627 /workspace/coverage/default/33.rom_ctrl_alert_test.3334771399 Mar 31 12:46:52 PM PDT 24 Mar 31 12:47:06 PM PDT 24 1678799944 ps
T628 /workspace/coverage/default/32.rom_ctrl_stress_all.1184388852 Mar 31 12:28:55 PM PDT 24 Mar 31 12:29:17 PM PDT 24 1834357244 ps
T629 /workspace/coverage/default/7.rom_ctrl_smoke.2772058632 Mar 31 12:45:40 PM PDT 24 Mar 31 12:46:09 PM PDT 24 8887120926 ps
T630 /workspace/coverage/default/16.rom_ctrl_corrupt_sig_fatal_chk.2405314487 Mar 31 12:28:47 PM PDT 24 Mar 31 12:33:29 PM PDT 24 293382633773 ps
T631 /workspace/coverage/default/2.rom_ctrl_stress_all.2012315945 Mar 31 12:45:33 PM PDT 24 Mar 31 12:46:16 PM PDT 24 13790722342 ps
T632 /workspace/coverage/default/11.rom_ctrl_alert_test.588437821 Mar 31 12:45:55 PM PDT 24 Mar 31 12:46:07 PM PDT 24 1191146022 ps
T633 /workspace/coverage/default/11.rom_ctrl_smoke.881426159 Mar 31 12:28:39 PM PDT 24 Mar 31 12:28:51 PM PDT 24 1205112288 ps
T634 /workspace/coverage/default/1.rom_ctrl_stress_all.2941710343 Mar 31 12:28:34 PM PDT 24 Mar 31 12:29:07 PM PDT 24 5924292889 ps
T635 /workspace/coverage/default/23.rom_ctrl_corrupt_sig_fatal_chk.3740324173 Mar 31 12:46:23 PM PDT 24 Mar 31 12:51:25 PM PDT 24 35333843810 ps
T636 /workspace/coverage/default/9.rom_ctrl_stress_all.1123398087 Mar 31 12:28:28 PM PDT 24 Mar 31 12:28:59 PM PDT 24 6773331575 ps
T637 /workspace/coverage/default/19.rom_ctrl_stress_all_with_rand_reset.1117380024 Mar 31 12:46:16 PM PDT 24 Mar 31 01:14:10 PM PDT 24 121786110474 ps
T638 /workspace/coverage/default/24.rom_ctrl_corrupt_sig_fatal_chk.646632784 Mar 31 12:46:26 PM PDT 24 Mar 31 12:49:59 PM PDT 24 136439994042 ps
T639 /workspace/coverage/default/24.rom_ctrl_kmac_err_chk.1026608279 Mar 31 12:28:51 PM PDT 24 Mar 31 12:29:23 PM PDT 24 25171805680 ps
T640 /workspace/coverage/default/7.rom_ctrl_alert_test.952743583 Mar 31 12:45:46 PM PDT 24 Mar 31 12:46:01 PM PDT 24 2465590033 ps
T641 /workspace/coverage/default/40.rom_ctrl_kmac_err_chk.2797553819 Mar 31 12:29:44 PM PDT 24 Mar 31 12:30:02 PM PDT 24 5276463712 ps
T642 /workspace/coverage/default/49.rom_ctrl_corrupt_sig_fatal_chk.1363492090 Mar 31 12:47:22 PM PDT 24 Mar 31 12:49:34 PM PDT 24 2605146815 ps
T643 /workspace/coverage/default/13.rom_ctrl_kmac_err_chk.2341216231 Mar 31 12:28:54 PM PDT 24 Mar 31 12:29:31 PM PDT 24 6900538506 ps
T644 /workspace/coverage/default/40.rom_ctrl_smoke.3137642751 Mar 31 12:47:08 PM PDT 24 Mar 31 12:47:38 PM PDT 24 2799228417 ps
T645 /workspace/coverage/default/47.rom_ctrl_stress_all.2000886906 Mar 31 12:28:49 PM PDT 24 Mar 31 12:29:28 PM PDT 24 2943469960 ps
T646 /workspace/coverage/default/44.rom_ctrl_alert_test.1182443719 Mar 31 12:29:10 PM PDT 24 Mar 31 12:29:17 PM PDT 24 846842348 ps
T647 /workspace/coverage/default/4.rom_ctrl_corrupt_sig_fatal_chk.1987209142 Mar 31 12:45:38 PM PDT 24 Mar 31 12:51:02 PM PDT 24 323728066088 ps
T648 /workspace/coverage/default/8.rom_ctrl_alert_test.2691749142 Mar 31 12:45:46 PM PDT 24 Mar 31 12:45:50 PM PDT 24 333103864 ps
T649 /workspace/coverage/default/42.rom_ctrl_smoke.685874226 Mar 31 12:47:10 PM PDT 24 Mar 31 12:47:43 PM PDT 24 11928917309 ps
T650 /workspace/coverage/default/20.rom_ctrl_stress_all.4010157374 Mar 31 12:28:47 PM PDT 24 Mar 31 12:30:03 PM PDT 24 14773984676 ps
T651 /workspace/coverage/default/42.rom_ctrl_kmac_err_chk.3021474488 Mar 31 12:29:56 PM PDT 24 Mar 31 12:30:13 PM PDT 24 10070582433 ps
T652 /workspace/coverage/default/3.rom_ctrl_max_throughput_chk.2043204958 Mar 31 12:45:34 PM PDT 24 Mar 31 12:45:39 PM PDT 24 97029787 ps
T653 /workspace/coverage/default/23.rom_ctrl_stress_all_with_rand_reset.3466184639 Mar 31 12:46:24 PM PDT 24 Mar 31 01:03:39 PM PDT 24 114768387384 ps
T654 /workspace/coverage/default/43.rom_ctrl_corrupt_sig_fatal_chk.2129579413 Mar 31 12:47:17 PM PDT 24 Mar 31 12:50:06 PM PDT 24 72013010880 ps
T655 /workspace/coverage/default/5.rom_ctrl_smoke.1712704853 Mar 31 12:28:30 PM PDT 24 Mar 31 12:29:08 PM PDT 24 4049613991 ps
T656 /workspace/coverage/default/6.rom_ctrl_stress_all.2067835942 Mar 31 12:45:42 PM PDT 24 Mar 31 12:46:13 PM PDT 24 3299875509 ps
T657 /workspace/coverage/default/13.rom_ctrl_alert_test.2447977328 Mar 31 12:28:41 PM PDT 24 Mar 31 12:28:53 PM PDT 24 10666083383 ps
T658 /workspace/coverage/default/38.rom_ctrl_corrupt_sig_fatal_chk.1166941840 Mar 31 12:47:00 PM PDT 24 Mar 31 12:48:05 PM PDT 24 34313646528 ps
T659 /workspace/coverage/default/22.rom_ctrl_max_throughput_chk.1642513529 Mar 31 12:46:16 PM PDT 24 Mar 31 12:46:32 PM PDT 24 1736403887 ps
T660 /workspace/coverage/default/29.rom_ctrl_stress_all.2688608994 Mar 31 12:46:39 PM PDT 24 Mar 31 12:46:46 PM PDT 24 132859260 ps
T661 /workspace/coverage/default/24.rom_ctrl_smoke.1848023438 Mar 31 12:46:26 PM PDT 24 Mar 31 12:46:48 PM PDT 24 18937343573 ps
T662 /workspace/coverage/default/13.rom_ctrl_corrupt_sig_fatal_chk.2818196911 Mar 31 12:28:30 PM PDT 24 Mar 31 12:30:30 PM PDT 24 17147447259 ps
T663 /workspace/coverage/default/8.rom_ctrl_kmac_err_chk.2354311026 Mar 31 12:45:50 PM PDT 24 Mar 31 12:46:23 PM PDT 24 4121902357 ps
T664 /workspace/coverage/default/29.rom_ctrl_stress_all.3280421112 Mar 31 12:28:48 PM PDT 24 Mar 31 12:29:07 PM PDT 24 1975144342 ps
T665 /workspace/coverage/default/1.rom_ctrl_corrupt_sig_fatal_chk.2488249972 Mar 31 12:28:43 PM PDT 24 Mar 31 12:35:12 PM PDT 24 40773205879 ps
T666 /workspace/coverage/default/36.rom_ctrl_smoke.3543293648 Mar 31 12:29:09 PM PDT 24 Mar 31 12:29:48 PM PDT 24 4028877226 ps
T667 /workspace/coverage/default/3.rom_ctrl_stress_all.519923544 Mar 31 12:45:35 PM PDT 24 Mar 31 12:45:53 PM PDT 24 5635702307 ps
T668 /workspace/coverage/default/20.rom_ctrl_max_throughput_chk.2366410159 Mar 31 12:28:42 PM PDT 24 Mar 31 12:28:58 PM PDT 24 3600619776 ps
T669 /workspace/coverage/default/20.rom_ctrl_corrupt_sig_fatal_chk.1234162690 Mar 31 12:28:43 PM PDT 24 Mar 31 12:34:25 PM PDT 24 260130728827 ps
T670 /workspace/coverage/default/48.rom_ctrl_corrupt_sig_fatal_chk.3432813872 Mar 31 12:29:18 PM PDT 24 Mar 31 12:33:16 PM PDT 24 16472714003 ps
T671 /workspace/coverage/default/41.rom_ctrl_alert_test.3750028808 Mar 31 12:47:09 PM PDT 24 Mar 31 12:47:23 PM PDT 24 3573471242 ps
T672 /workspace/coverage/default/42.rom_ctrl_kmac_err_chk.1301720274 Mar 31 12:47:09 PM PDT 24 Mar 31 12:47:19 PM PDT 24 396941716 ps
T673 /workspace/coverage/default/43.rom_ctrl_kmac_err_chk.2210152046 Mar 31 12:28:50 PM PDT 24 Mar 31 12:29:20 PM PDT 24 14318667062 ps
T674 /workspace/coverage/default/15.rom_ctrl_kmac_err_chk.1467170361 Mar 31 12:46:03 PM PDT 24 Mar 31 12:46:34 PM PDT 24 5934304217 ps
T675 /workspace/coverage/default/29.rom_ctrl_corrupt_sig_fatal_chk.1946198941 Mar 31 12:46:41 PM PDT 24 Mar 31 12:54:13 PM PDT 24 46562560808 ps
T676 /workspace/coverage/default/30.rom_ctrl_corrupt_sig_fatal_chk.165750249 Mar 31 12:46:43 PM PDT 24 Mar 31 12:49:25 PM PDT 24 7410203383 ps
T677 /workspace/coverage/default/36.rom_ctrl_smoke.1211333982 Mar 31 12:46:55 PM PDT 24 Mar 31 12:47:25 PM PDT 24 4554655038 ps
T678 /workspace/coverage/default/49.rom_ctrl_alert_test.2142116818 Mar 31 12:47:23 PM PDT 24 Mar 31 12:47:32 PM PDT 24 3339257817 ps
T679 /workspace/coverage/default/29.rom_ctrl_corrupt_sig_fatal_chk.2845609845 Mar 31 12:28:44 PM PDT 24 Mar 31 12:30:15 PM PDT 24 8027619989 ps
T43 /workspace/coverage/default/4.rom_ctrl_sec_cm.3054040507 Mar 31 12:28:31 PM PDT 24 Mar 31 12:30:18 PM PDT 24 7119570994 ps
T680 /workspace/coverage/default/38.rom_ctrl_max_throughput_chk.2621378327 Mar 31 12:28:54 PM PDT 24 Mar 31 12:29:07 PM PDT 24 343692419 ps
T681 /workspace/coverage/default/34.rom_ctrl_stress_all_with_rand_reset.2773995911 Mar 31 12:46:53 PM PDT 24 Mar 31 01:26:00 PM PDT 24 248761207982 ps
T682 /workspace/coverage/default/32.rom_ctrl_kmac_err_chk.275164978 Mar 31 12:46:47 PM PDT 24 Mar 31 12:47:15 PM PDT 24 13162403200 ps
T683 /workspace/coverage/default/36.rom_ctrl_max_throughput_chk.316010783 Mar 31 12:46:51 PM PDT 24 Mar 31 12:47:08 PM PDT 24 5894556159 ps
T684 /workspace/coverage/default/34.rom_ctrl_stress_all.4180804941 Mar 31 12:28:57 PM PDT 24 Mar 31 12:29:48 PM PDT 24 19986057105 ps
T685 /workspace/coverage/default/21.rom_ctrl_max_throughput_chk.4157906791 Mar 31 12:46:17 PM PDT 24 Mar 31 12:46:31 PM PDT 24 3935126441 ps
T686 /workspace/coverage/cover_reg_top/4.rom_ctrl_mem_walk.1735159925 Mar 31 12:23:43 PM PDT 24 Mar 31 12:23:58 PM PDT 24 7045793730 ps
T687 /workspace/coverage/cover_reg_top/0.rom_ctrl_tl_errors.1933095240 Mar 31 12:32:27 PM PDT 24 Mar 31 12:32:40 PM PDT 24 5170829144 ps
T688 /workspace/coverage/cover_reg_top/4.rom_ctrl_mem_walk.473581785 Mar 31 12:32:41 PM PDT 24 Mar 31 12:32:54 PM PDT 24 1663834564 ps
T689 /workspace/coverage/cover_reg_top/3.rom_ctrl_mem_partial_access.2398386258 Mar 31 12:23:46 PM PDT 24 Mar 31 12:23:50 PM PDT 24 261035742 ps
T64 /workspace/coverage/cover_reg_top/0.rom_ctrl_csr_aliasing.4221597354 Mar 31 12:32:33 PM PDT 24 Mar 31 12:32:44 PM PDT 24 5050344642 ps
T65 /workspace/coverage/cover_reg_top/8.rom_ctrl_passthru_mem_tl_intg_err.3615270510 Mar 31 12:24:06 PM PDT 24 Mar 31 12:25:00 PM PDT 24 4141114054 ps
T66 /workspace/coverage/cover_reg_top/15.rom_ctrl_same_csr_outstanding.2953776567 Mar 31 12:23:53 PM PDT 24 Mar 31 12:23:59 PM PDT 24 259835597 ps
T114 /workspace/coverage/cover_reg_top/3.rom_ctrl_csr_aliasing.3309461319 Mar 31 12:32:40 PM PDT 24 Mar 31 12:32:53 PM PDT 24 1293168841 ps
T115 /workspace/coverage/cover_reg_top/16.rom_ctrl_csr_rw.2930355276 Mar 31 12:32:55 PM PDT 24 Mar 31 12:33:00 PM PDT 24 174713744 ps
T112 /workspace/coverage/cover_reg_top/16.rom_ctrl_same_csr_outstanding.232452469 Mar 31 12:32:52 PM PDT 24 Mar 31 12:33:06 PM PDT 24 1666341088 ps
T75 /workspace/coverage/cover_reg_top/18.rom_ctrl_csr_rw.3018470508 Mar 31 12:32:54 PM PDT 24 Mar 31 12:33:06 PM PDT 24 7760921836 ps
T690 /workspace/coverage/cover_reg_top/3.rom_ctrl_mem_partial_access.127964143 Mar 31 12:32:32 PM PDT 24 Mar 31 12:32:43 PM PDT 24 2732275958 ps
T116 /workspace/coverage/cover_reg_top/2.rom_ctrl_csr_hw_reset.1753175025 Mar 31 12:32:36 PM PDT 24 Mar 31 12:32:43 PM PDT 24 169241768 ps
T60 /workspace/coverage/cover_reg_top/10.rom_ctrl_tl_intg_err.3168498613 Mar 31 12:23:46 PM PDT 24 Mar 31 12:24:31 PM PDT 24 7456566138 ps
T117 /workspace/coverage/cover_reg_top/1.rom_ctrl_passthru_mem_tl_intg_err.1490101512 Mar 31 12:23:49 PM PDT 24 Mar 31 12:24:25 PM PDT 24 3044758527 ps
T691 /workspace/coverage/cover_reg_top/5.rom_ctrl_csr_mem_rw_with_rand_reset.310789151 Mar 31 12:32:38 PM PDT 24 Mar 31 12:32:48 PM PDT 24 4579245277 ps
T76 /workspace/coverage/cover_reg_top/12.rom_ctrl_same_csr_outstanding.846570493 Mar 31 12:23:57 PM PDT 24 Mar 31 12:24:01 PM PDT 24 178760791 ps
T692 /workspace/coverage/cover_reg_top/17.rom_ctrl_csr_mem_rw_with_rand_reset.1069163418 Mar 31 12:24:03 PM PDT 24 Mar 31 12:24:08 PM PDT 24 224079059 ps
T77 /workspace/coverage/cover_reg_top/11.rom_ctrl_csr_rw.2604587126 Mar 31 12:23:56 PM PDT 24 Mar 31 12:24:02 PM PDT 24 825656355 ps
T693 /workspace/coverage/cover_reg_top/17.rom_ctrl_csr_rw.2369522185 Mar 31 12:24:02 PM PDT 24 Mar 31 12:24:06 PM PDT 24 348209634 ps
T694 /workspace/coverage/cover_reg_top/8.rom_ctrl_csr_mem_rw_with_rand_reset.1654659075 Mar 31 12:24:57 PM PDT 24 Mar 31 12:25:10 PM PDT 24 1479682491 ps
T695 /workspace/coverage/cover_reg_top/6.rom_ctrl_csr_mem_rw_with_rand_reset.1172660001 Mar 31 12:32:37 PM PDT 24 Mar 31 12:32:42 PM PDT 24 101591626 ps
T696 /workspace/coverage/cover_reg_top/14.rom_ctrl_csr_rw.4198377383 Mar 31 12:24:57 PM PDT 24 Mar 31 12:25:10 PM PDT 24 1674660794 ps
T697 /workspace/coverage/cover_reg_top/13.rom_ctrl_tl_errors.2840686193 Mar 31 12:32:52 PM PDT 24 Mar 31 12:33:02 PM PDT 24 145128083 ps
T61 /workspace/coverage/cover_reg_top/17.rom_ctrl_tl_intg_err.4056477975 Mar 31 12:23:51 PM PDT 24 Mar 31 12:24:28 PM PDT 24 415962404 ps
T698 /workspace/coverage/cover_reg_top/1.rom_ctrl_csr_aliasing.3621632382 Mar 31 12:23:50 PM PDT 24 Mar 31 12:24:00 PM PDT 24 1479766295 ps
T78 /workspace/coverage/cover_reg_top/10.rom_ctrl_same_csr_outstanding.4237649464 Mar 31 12:32:48 PM PDT 24 Mar 31 12:33:03 PM PDT 24 3300069466 ps
T699 /workspace/coverage/cover_reg_top/11.rom_ctrl_csr_mem_rw_with_rand_reset.1627360587 Mar 31 12:32:47 PM PDT 24 Mar 31 12:32:52 PM PDT 24 156553745 ps
T700 /workspace/coverage/cover_reg_top/12.rom_ctrl_csr_rw.3897395962 Mar 31 12:23:41 PM PDT 24 Mar 31 12:23:55 PM PDT 24 1775567146 ps
T701 /workspace/coverage/cover_reg_top/1.rom_ctrl_tl_errors.253233268 Mar 31 12:32:27 PM PDT 24 Mar 31 12:32:40 PM PDT 24 992102772 ps
T702 /workspace/coverage/cover_reg_top/0.rom_ctrl_mem_walk.324622078 Mar 31 12:23:31 PM PDT 24 Mar 31 12:23:36 PM PDT 24 693307529 ps
T703 /workspace/coverage/cover_reg_top/9.rom_ctrl_csr_rw.169558450 Mar 31 12:32:48 PM PDT 24 Mar 31 12:33:04 PM PDT 24 3956921386 ps
T79 /workspace/coverage/cover_reg_top/2.rom_ctrl_same_csr_outstanding.1201279491 Mar 31 12:23:42 PM PDT 24 Mar 31 12:23:57 PM PDT 24 3063615116 ps
T80 /workspace/coverage/cover_reg_top/16.rom_ctrl_same_csr_outstanding.2584297833 Mar 31 12:24:57 PM PDT 24 Mar 31 12:25:03 PM PDT 24 825633578 ps
T704 /workspace/coverage/cover_reg_top/1.rom_ctrl_csr_bit_bash.1250896122 Mar 31 12:24:02 PM PDT 24 Mar 31 12:24:18 PM PDT 24 7374389367 ps
T81 /workspace/coverage/cover_reg_top/19.rom_ctrl_same_csr_outstanding.3957615912 Mar 31 12:24:11 PM PDT 24 Mar 31 12:24:26 PM PDT 24 1807201307 ps
T705 /workspace/coverage/cover_reg_top/3.rom_ctrl_tl_errors.4259947698 Mar 31 12:32:32 PM PDT 24 Mar 31 12:32:47 PM PDT 24 1284575677 ps
T706 /workspace/coverage/cover_reg_top/6.rom_ctrl_tl_errors.926165288 Mar 31 12:24:02 PM PDT 24 Mar 31 12:24:18 PM PDT 24 4718486125 ps
T82 /workspace/coverage/cover_reg_top/2.rom_ctrl_passthru_mem_tl_intg_err.4194097033 Mar 31 12:23:51 PM PDT 24 Mar 31 12:24:56 PM PDT 24 32301528148 ps
T707 /workspace/coverage/cover_reg_top/18.rom_ctrl_passthru_mem_tl_intg_err.3044189897 Mar 31 12:24:00 PM PDT 24 Mar 31 12:24:19 PM PDT 24 1446850338 ps
T708 /workspace/coverage/cover_reg_top/4.rom_ctrl_mem_partial_access.697785321 Mar 31 12:23:44 PM PDT 24 Mar 31 12:23:54 PM PDT 24 1030834384 ps
T709 /workspace/coverage/cover_reg_top/4.rom_ctrl_tl_errors.3979743085 Mar 31 12:23:49 PM PDT 24 Mar 31 12:23:56 PM PDT 24 348231884 ps
T62 /workspace/coverage/cover_reg_top/3.rom_ctrl_tl_intg_err.3169947213 Mar 31 12:23:50 PM PDT 24 Mar 31 12:24:33 PM PDT 24 10654446229 ps
T710 /workspace/coverage/cover_reg_top/18.rom_ctrl_csr_rw.1886932083 Mar 31 12:24:09 PM PDT 24 Mar 31 12:24:13 PM PDT 24 168559648 ps
T711 /workspace/coverage/cover_reg_top/17.rom_ctrl_tl_errors.3103723785 Mar 31 12:24:56 PM PDT 24 Mar 31 12:25:12 PM PDT 24 1322014404 ps
T712 /workspace/coverage/cover_reg_top/6.rom_ctrl_csr_rw.2234187686 Mar 31 12:32:40 PM PDT 24 Mar 31 12:32:49 PM PDT 24 2750052185 ps
T130 /workspace/coverage/cover_reg_top/17.rom_ctrl_tl_intg_err.264111757 Mar 31 12:32:55 PM PDT 24 Mar 31 12:33:34 PM PDT 24 1723843395 ps
T713 /workspace/coverage/cover_reg_top/0.rom_ctrl_mem_partial_access.330855927 Mar 31 12:23:40 PM PDT 24 Mar 31 12:23:45 PM PDT 24 831632786 ps
T125 /workspace/coverage/cover_reg_top/6.rom_ctrl_tl_intg_err.157400309 Mar 31 12:23:51 PM PDT 24 Mar 31 12:24:58 PM PDT 24 485696198 ps
T714 /workspace/coverage/cover_reg_top/18.rom_ctrl_csr_mem_rw_with_rand_reset.4256174541 Mar 31 12:32:52 PM PDT 24 Mar 31 12:32:57 PM PDT 24 742884544 ps
T715 /workspace/coverage/cover_reg_top/15.rom_ctrl_csr_rw.1874739597 Mar 31 12:32:52 PM PDT 24 Mar 31 12:33:07 PM PDT 24 1735630890 ps
T89 /workspace/coverage/cover_reg_top/16.rom_ctrl_passthru_mem_tl_intg_err.190112230 Mar 31 12:23:57 PM PDT 24 Mar 31 12:24:24 PM PDT 24 1150216300 ps
T716 /workspace/coverage/cover_reg_top/17.rom_ctrl_tl_errors.2778090898 Mar 31 12:32:53 PM PDT 24 Mar 31 12:33:08 PM PDT 24 4899436104 ps
T717 /workspace/coverage/cover_reg_top/4.rom_ctrl_csr_aliasing.3223278104 Mar 31 12:32:47 PM PDT 24 Mar 31 12:33:03 PM PDT 24 4123455803 ps
T90 /workspace/coverage/cover_reg_top/11.rom_ctrl_passthru_mem_tl_intg_err.2633785186 Mar 31 12:24:03 PM PDT 24 Mar 31 12:25:01 PM PDT 24 24669883596 ps
T718 /workspace/coverage/cover_reg_top/0.rom_ctrl_csr_rw.3709581122 Mar 31 12:23:45 PM PDT 24 Mar 31 12:24:01 PM PDT 24 7361451398 ps
T719 /workspace/coverage/cover_reg_top/13.rom_ctrl_passthru_mem_tl_intg_err.3780519803 Mar 31 12:32:56 PM PDT 24 Mar 31 12:33:22 PM PDT 24 7757587986 ps
T720 /workspace/coverage/cover_reg_top/10.rom_ctrl_tl_errors.527587353 Mar 31 12:23:40 PM PDT 24 Mar 31 12:23:59 PM PDT 24 2006410374 ps
T123 /workspace/coverage/cover_reg_top/19.rom_ctrl_tl_intg_err.1122641205 Mar 31 12:33:00 PM PDT 24 Mar 31 12:34:15 PM PDT 24 2129384018 ps
T133 /workspace/coverage/cover_reg_top/0.rom_ctrl_tl_intg_err.1408869301 Mar 31 12:32:27 PM PDT 24 Mar 31 12:33:40 PM PDT 24 5504273524 ps
T91 /workspace/coverage/cover_reg_top/5.rom_ctrl_passthru_mem_tl_intg_err.3988359011 Mar 31 12:32:38 PM PDT 24 Mar 31 12:33:06 PM PDT 24 725053335 ps
T721 /workspace/coverage/cover_reg_top/17.rom_ctrl_passthru_mem_tl_intg_err.4153650648 Mar 31 12:24:56 PM PDT 24 Mar 31 12:25:41 PM PDT 24 6124819518 ps
T126 /workspace/coverage/cover_reg_top/1.rom_ctrl_tl_intg_err.340084418 Mar 31 12:23:35 PM PDT 24 Mar 31 12:24:15 PM PDT 24 956577856 ps
T92 /workspace/coverage/cover_reg_top/19.rom_ctrl_passthru_mem_tl_intg_err.3977903933 Mar 31 12:32:54 PM PDT 24 Mar 31 12:33:48 PM PDT 24 12816210606 ps
T124 /workspace/coverage/cover_reg_top/16.rom_ctrl_tl_intg_err.3258294163 Mar 31 12:32:53 PM PDT 24 Mar 31 12:34:06 PM PDT 24 4327680925 ps
T722 /workspace/coverage/cover_reg_top/14.rom_ctrl_same_csr_outstanding.3539972690 Mar 31 12:32:52 PM PDT 24 Mar 31 12:33:08 PM PDT 24 6818588323 ps
T723 /workspace/coverage/cover_reg_top/9.rom_ctrl_passthru_mem_tl_intg_err.1303116670 Mar 31 12:24:03 PM PDT 24 Mar 31 12:24:21 PM PDT 24 368602070 ps
T724 /workspace/coverage/cover_reg_top/4.rom_ctrl_csr_rw.3201562289 Mar 31 12:32:39 PM PDT 24 Mar 31 12:32:48 PM PDT 24 1638738814 ps
T725 /workspace/coverage/cover_reg_top/0.rom_ctrl_passthru_mem_tl_intg_err.658337881 Mar 31 12:32:25 PM PDT 24 Mar 31 12:34:02 PM PDT 24 51315022467 ps
T726 /workspace/coverage/cover_reg_top/2.rom_ctrl_mem_partial_access.378285797 Mar 31 12:32:35 PM PDT 24 Mar 31 12:32:39 PM PDT 24 167796815 ps
T727 /workspace/coverage/cover_reg_top/4.rom_ctrl_same_csr_outstanding.2037273670 Mar 31 12:32:40 PM PDT 24 Mar 31 12:32:51 PM PDT 24 1066089647 ps
T728 /workspace/coverage/cover_reg_top/9.rom_ctrl_tl_errors.488434015 Mar 31 12:24:14 PM PDT 24 Mar 31 12:24:24 PM PDT 24 525860193 ps
T729 /workspace/coverage/cover_reg_top/2.rom_ctrl_csr_mem_rw_with_rand_reset.2808958313 Mar 31 12:32:32 PM PDT 24 Mar 31 12:32:40 PM PDT 24 645672949 ps
T93 /workspace/coverage/cover_reg_top/8.rom_ctrl_csr_rw.1192056554 Mar 31 12:32:47 PM PDT 24 Mar 31 12:32:59 PM PDT 24 12972226890 ps
T730 /workspace/coverage/cover_reg_top/18.rom_ctrl_tl_errors.2867498334 Mar 31 12:24:01 PM PDT 24 Mar 31 12:24:17 PM PDT 24 1654266440 ps
T731 /workspace/coverage/cover_reg_top/13.rom_ctrl_passthru_mem_tl_intg_err.788643399 Mar 31 12:24:11 PM PDT 24 Mar 31 12:25:18 PM PDT 24 27867189486 ps
T732 /workspace/coverage/cover_reg_top/18.rom_ctrl_same_csr_outstanding.2528113061 Mar 31 12:24:09 PM PDT 24 Mar 31 12:24:22 PM PDT 24 1183464637 ps
T733 /workspace/coverage/cover_reg_top/17.rom_ctrl_csr_mem_rw_with_rand_reset.2229983315 Mar 31 12:32:56 PM PDT 24 Mar 31 12:33:08 PM PDT 24 1430670258 ps
T734 /workspace/coverage/cover_reg_top/4.rom_ctrl_tl_intg_err.1487095619 Mar 31 12:23:46 PM PDT 24 Mar 31 12:24:56 PM PDT 24 713099997 ps
T94 /workspace/coverage/cover_reg_top/2.rom_ctrl_csr_rw.83351953 Mar 31 12:23:48 PM PDT 24 Mar 31 12:23:58 PM PDT 24 903041658 ps
T735 /workspace/coverage/cover_reg_top/15.rom_ctrl_csr_mem_rw_with_rand_reset.3748025260 Mar 31 12:32:54 PM PDT 24 Mar 31 12:32:59 PM PDT 24 1894383731 ps
T95 /workspace/coverage/cover_reg_top/15.rom_ctrl_passthru_mem_tl_intg_err.3769540366 Mar 31 12:24:01 PM PDT 24 Mar 31 12:25:35 PM PDT 24 48397237087 ps
T736 /workspace/coverage/cover_reg_top/0.rom_ctrl_same_csr_outstanding.201151675 Mar 31 12:32:25 PM PDT 24 Mar 31 12:32:38 PM PDT 24 1629799627 ps
T96 /workspace/coverage/cover_reg_top/7.rom_ctrl_csr_rw.1658247733 Mar 31 12:32:40 PM PDT 24 Mar 31 12:32:50 PM PDT 24 1241004567 ps
T98 /workspace/coverage/cover_reg_top/2.rom_ctrl_csr_hw_reset.1969748369 Mar 31 12:23:41 PM PDT 24 Mar 31 12:24:01 PM PDT 24 4283303729 ps
T737 /workspace/coverage/cover_reg_top/9.rom_ctrl_same_csr_outstanding.2049420183 Mar 31 12:24:56 PM PDT 24 Mar 31 12:25:12 PM PDT 24 8703925771 ps
T738 /workspace/coverage/cover_reg_top/8.rom_ctrl_same_csr_outstanding.3121066729 Mar 31 12:32:49 PM PDT 24 Mar 31 12:33:02 PM PDT 24 1197778427 ps
T739 /workspace/coverage/cover_reg_top/7.rom_ctrl_same_csr_outstanding.1069574669 Mar 31 12:32:40 PM PDT 24 Mar 31 12:32:57 PM PDT 24 23390371678 ps
T740 /workspace/coverage/cover_reg_top/18.rom_ctrl_same_csr_outstanding.1648109794 Mar 31 12:32:58 PM PDT 24 Mar 31 12:33:02 PM PDT 24 1180402965 ps
T741 /workspace/coverage/cover_reg_top/11.rom_ctrl_tl_intg_err.2878454737 Mar 31 12:24:57 PM PDT 24 Mar 31 12:25:41 PM PDT 24 3266396059 ps
T742 /workspace/coverage/cover_reg_top/9.rom_ctrl_csr_mem_rw_with_rand_reset.2059739948 Mar 31 12:23:50 PM PDT 24 Mar 31 12:23:55 PM PDT 24 362975643 ps
T131 /workspace/coverage/cover_reg_top/4.rom_ctrl_tl_intg_err.3786400355 Mar 31 12:32:38 PM PDT 24 Mar 31 12:33:53 PM PDT 24 1886645954 ps
T743 /workspace/coverage/cover_reg_top/15.rom_ctrl_csr_mem_rw_with_rand_reset.3258860537 Mar 31 12:23:41 PM PDT 24 Mar 31 12:23:53 PM PDT 24 1113250601 ps
T744 /workspace/coverage/cover_reg_top/15.rom_ctrl_csr_rw.2751954787 Mar 31 12:24:01 PM PDT 24 Mar 31 12:24:10 PM PDT 24 773569932 ps
T745 /workspace/coverage/cover_reg_top/13.rom_ctrl_same_csr_outstanding.3499419041 Mar 31 12:32:55 PM PDT 24 Mar 31 12:33:06 PM PDT 24 1042610423 ps
T97 /workspace/coverage/cover_reg_top/19.rom_ctrl_passthru_mem_tl_intg_err.2153635743 Mar 31 12:24:06 PM PDT 24 Mar 31 12:25:22 PM PDT 24 8391460719 ps
T134 /workspace/coverage/cover_reg_top/1.rom_ctrl_tl_intg_err.344240911 Mar 31 12:32:24 PM PDT 24 Mar 31 12:33:02 PM PDT 24 580617888 ps
T746 /workspace/coverage/cover_reg_top/1.rom_ctrl_csr_rw.3235064837 Mar 31 12:32:24 PM PDT 24 Mar 31 12:32:34 PM PDT 24 949153439 ps
T747 /workspace/coverage/cover_reg_top/12.rom_ctrl_same_csr_outstanding.2223716776 Mar 31 12:32:53 PM PDT 24 Mar 31 12:33:04 PM PDT 24 1179388952 ps
T748 /workspace/coverage/cover_reg_top/3.rom_ctrl_mem_walk.2624808207 Mar 31 12:32:34 PM PDT 24 Mar 31 12:32:46 PM PDT 24 1202245975 ps
T749 /workspace/coverage/cover_reg_top/8.rom_ctrl_csr_mem_rw_with_rand_reset.1098471380 Mar 31 12:32:48 PM PDT 24 Mar 31 12:32:54 PM PDT 24 906440464 ps
T750 /workspace/coverage/cover_reg_top/0.rom_ctrl_csr_hw_reset.3646035946 Mar 31 12:23:41 PM PDT 24 Mar 31 12:23:54 PM PDT 24 3374026948 ps
T99 /workspace/coverage/cover_reg_top/8.rom_ctrl_passthru_mem_tl_intg_err.2636816822 Mar 31 12:32:47 PM PDT 24 Mar 31 12:33:15 PM PDT 24 547347963 ps
T751 /workspace/coverage/cover_reg_top/2.rom_ctrl_mem_partial_access.747493510 Mar 31 12:23:46 PM PDT 24 Mar 31 12:24:01 PM PDT 24 8042245249 ps
T752 /workspace/coverage/cover_reg_top/6.rom_ctrl_csr_rw.988518406 Mar 31 12:23:37 PM PDT 24 Mar 31 12:23:53 PM PDT 24 3901877120 ps
T100 /workspace/coverage/cover_reg_top/7.rom_ctrl_passthru_mem_tl_intg_err.248879403 Mar 31 12:23:47 PM PDT 24 Mar 31 12:24:14 PM PDT 24 2178753165 ps
T753 /workspace/coverage/cover_reg_top/14.rom_ctrl_tl_errors.1665363470 Mar 31 12:32:55 PM PDT 24 Mar 31 12:33:02 PM PDT 24 145200134 ps
T754 /workspace/coverage/cover_reg_top/0.rom_ctrl_same_csr_outstanding.1203205873 Mar 31 12:23:52 PM PDT 24 Mar 31 12:24:12 PM PDT 24 1397170979 ps
T755 /workspace/coverage/cover_reg_top/3.rom_ctrl_tl_errors.4247034452 Mar 31 12:24:07 PM PDT 24 Mar 31 12:24:26 PM PDT 24 15151357476 ps
T756 /workspace/coverage/cover_reg_top/1.rom_ctrl_same_csr_outstanding.175810966 Mar 31 12:23:44 PM PDT 24 Mar 31 12:23:51 PM PDT 24 936627780 ps
0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%