Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Module : pwrmgr_rstmgr_sva_if
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_dv_pwrmgr_rstmgr_sva_if_0.1/pwrmgr_rstmgr_sva_if.sv

Module self-instances :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb.dut.pwrmgr_rstmgr_sva_if 100.00 100.00 100.00 100.00



Module Instance : tb.dut.pwrmgr_rstmgr_sva_if

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
100.00 100.00 100.00 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
99.55 100.00 98.21 100.00 100.00 dut


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
no children


Since this is the module's only instance, the coverage report is the same as for the module.
Line Coverage for Module : pwrmgr_rstmgr_sva_if
Line No.TotalCoveredPercent
TOTAL11100.00
ALWAYS3311100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_dv_pwrmgr_rstmgr_sva_if_0.1/pwrmgr_rstmgr_sva_if.sv' or '../src/lowrisc_dv_pwrmgr_rstmgr_sva_if_0.1/pwrmgr_rstmgr_sva_if.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
33 1 1


Cond Coverage for Module : pwrmgr_rstmgr_sva_if
TotalCoveredPercent
Conditions22100.00
Logical22100.00
Non-Logical00
Event00

 LINE       33
 EXPRESSION (((!rst_slow_ni)) || disable_sva)
             --------1-------    -----2-----
-1--2-StatusTests
00CoveredT1,T2,T3
01Unreachable
10CoveredT2,T3,T4

Assert Coverage for Module : pwrmgr_rstmgr_sva_if
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 8 8 100.00 8 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 8 8 100.00 8 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
gen_assertions_per_power_domains[0].LcHandshakeOff_A 10907855 12504 0 0
gen_assertions_per_power_domains[0].LcHandshakeOn_A 10907855 115367 0 0
gen_assertions_per_power_domains[0].SysHandshakeOff_A 10907855 6224661 0 0
gen_assertions_per_power_domains[0].SysHandshakeOn_A 10907855 183722 0 0
gen_assertions_per_power_domains[1].LcHandshakeOff_A 10907855 12504 0 0
gen_assertions_per_power_domains[1].LcHandshakeOn_A 10907855 115367 0 0
gen_assertions_per_power_domains[1].SysHandshakeOff_A 10907855 6224661 0 0
gen_assertions_per_power_domains[1].SysHandshakeOn_A 10907855 183722 0 0


gen_assertions_per_power_domains[0].LcHandshakeOff_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 10907855 12504 0 0
T2 15819 34 0 0
T3 2098 4 0 0
T4 2681 0 0 0
T5 5601 4 0 0
T6 3861 4 0 0
T7 1988 0 0 0
T8 2874 0 0 0
T9 1969 0 0 0
T10 6230 0 0 0
T11 3468 0 0 0
T14 0 5 0 0
T21 0 75 0 0
T22 0 4 0 0
T23 0 4 0 0
T24 0 43 0 0
T25 0 11 0 0

gen_assertions_per_power_domains[0].LcHandshakeOn_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 10907855 115367 0 0
T2 15819 317 0 0
T3 2098 37 0 0
T4 2681 0 0 0
T5 5601 38 0 0
T6 3861 38 0 0
T7 1988 0 0 0
T8 2874 0 0 0
T9 1969 0 0 0
T10 6230 0 0 0
T11 3468 0 0 0
T14 0 45 0 0
T21 0 703 0 0
T22 0 38 0 0
T23 0 38 0 0
T24 0 391 0 0
T25 0 99 0 0

gen_assertions_per_power_domains[0].SysHandshakeOff_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 10907855 6224661 0 0
T1 5241 4666 0 0
T2 15819 7307 0 0
T3 2098 1128 0 0
T4 2681 892 0 0
T5 5601 4640 0 0
T6 3861 2877 0 0
T7 1988 1398 0 0
T8 2874 640 0 0
T9 1969 1398 0 0
T10 6230 5617 0 0

gen_assertions_per_power_domains[0].SysHandshakeOn_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 10907855 183722 0 0
T2 15819 488 0 0
T3 2098 62 0 0
T4 2681 0 0 0
T5 5601 60 0 0
T6 3861 59 0 0
T7 1988 0 0 0
T8 2874 0 0 0
T9 1969 0 0 0
T10 6230 0 0 0
T11 3468 0 0 0
T14 0 78 0 0
T21 0 1101 0 0
T22 0 64 0 0
T23 0 64 0 0
T24 0 629 0 0
T25 0 151 0 0

gen_assertions_per_power_domains[1].LcHandshakeOff_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 10907855 12504 0 0
T2 15819 34 0 0
T3 2098 4 0 0
T4 2681 0 0 0
T5 5601 4 0 0
T6 3861 4 0 0
T7 1988 0 0 0
T8 2874 0 0 0
T9 1969 0 0 0
T10 6230 0 0 0
T11 3468 0 0 0
T14 0 5 0 0
T21 0 75 0 0
T22 0 4 0 0
T23 0 4 0 0
T24 0 43 0 0
T25 0 11 0 0

gen_assertions_per_power_domains[1].LcHandshakeOn_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 10907855 115367 0 0
T2 15819 317 0 0
T3 2098 37 0 0
T4 2681 0 0 0
T5 5601 38 0 0
T6 3861 38 0 0
T7 1988 0 0 0
T8 2874 0 0 0
T9 1969 0 0 0
T10 6230 0 0 0
T11 3468 0 0 0
T14 0 45 0 0
T21 0 703 0 0
T22 0 38 0 0
T23 0 38 0 0
T24 0 391 0 0
T25 0 99 0 0

gen_assertions_per_power_domains[1].SysHandshakeOff_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 10907855 6224661 0 0
T1 5241 4666 0 0
T2 15819 7307 0 0
T3 2098 1128 0 0
T4 2681 892 0 0
T5 5601 4640 0 0
T6 3861 2877 0 0
T7 1988 1398 0 0
T8 2874 640 0 0
T9 1969 1398 0 0
T10 6230 5617 0 0

gen_assertions_per_power_domains[1].SysHandshakeOn_A
NameAttemptsReal SuccessesFailuresIncomplete
Total 10907855 183722 0 0
T2 15819 488 0 0
T3 2098 62 0 0
T4 2681 0 0 0
T5 5601 60 0 0
T6 3861 59 0 0
T7 1988 0 0 0
T8 2874 0 0 0
T9 1969 0 0 0
T10 6230 0 0 0
T11 3468 0 0 0
T14 0 78 0 0
T21 0 1101 0 0
T22 0 64 0 0
T23 0 64 0 0
T24 0 629 0 0
T25 0 151 0 0

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%