Module Definition
dashboard | hierarchy | modlist | groups | tests | asserts

Module : rv_dm_regs_reg_top
SCORELINECONDTOGGLEFSMBRANCHASSERT
82.14 75.00 82.14 71.43 100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_ip_rv_dm_0.1/rtl/rv_dm_regs_reg_top.sv

Module self-instances :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
tb.dut.u_reg_regs 82.14 75.00 82.14 71.43 100.00



Module Instance : tb.dut.u_reg_regs

Instance :
SCORELINECONDTOGGLEFSMBRANCHASSERT
82.14 75.00 82.14 71.43 100.00


Instance's subtree :
SCORELINECONDTOGGLEFSMBRANCHASSERT
94.73 93.50 93.58 93.49 93.10 100.00


Parent :
SCORELINECONDTOGGLEFSMBRANCHASSERTNAME
88.73 100.00 75.86 91.55 87.50 dut


Subtrees :
NAMESCORELINECONDTOGGLEFSMBRANCHASSERT
u_alert_test 100.00 100.00
u_chk 97.78 100.00 93.33 100.00
u_prim_reg_we_check 100.00 100.00 100.00
u_reg_if 98.66 97.10 97.53 100.00 100.00
u_rsp_intg_gen 100.00 100.00 100.00


Since this is the module's only instance, the coverage report is the same as for the module.
Line Coverage for Module : rv_dm_regs_reg_top
Line No.TotalCoveredPercent
TOTAL241875.00
ALWAYS6744100.00
CONT_ASSIGN7611100.00
CONT_ASSIGN8811100.00
CONT_ASSIGN8911100.00
CONT_ASSIGN117100.00
CONT_ASSIGN11811100.00
CONT_ASSIGN13011100.00
CONT_ASSIGN14411100.00
ALWAYS150200.00
CONT_ASSIGN15411100.00
ALWAYS15811100.00
CONT_ASSIGN16311100.00
CONT_ASSIGN16511100.00
ALWAYS16922100.00
ALWAYS175300.00
CONT_ASSIGN19200
CONT_ASSIGN20011100.00
CONT_ASSIGN20111100.00
WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_ip_rv_dm_0.1/rtl/rv_dm_regs_reg_top.sv' or '../src/lowrisc_ip_rv_dm_0.1/rtl/rv_dm_regs_reg_top.sv' was not found, so annotated line coverage report could not be generated.
Line No.CoveredStatements
67 1 1
68 1 1
69 1 1
70 1 1
MISSING_ELSE
76 1 1
88 1 1
89 1 1
117 0 1
118 1 1
130 1 1
144 1 1
150 0 1
151 0 1
154 1 1
158 1 1
163 1 1
165 1 1
169 1 1
170 1 1
175 0 1
176 0 1
178 0 1
192 unreachable
200 1 1
201 1 1


Cond Coverage for Module : rv_dm_regs_reg_top
TotalCoveredPercent
Conditions282382.14
Logical282382.14
Non-Logical00
Event00

 LINE       57
 EXPRESSION (reg_we && ((!addrmiss)))
             ---1--    ------2------
-1--2-StatusTests
01CoveredT1,T2,T3
10Not Covered
11CoveredT2,T31,T35

 LINE       69
 EXPRESSION (intg_err || reg_we_err)
             ----1---    -----2----
-1--2-StatusTests
00CoveredT1,T2,T3
01CoveredT36,T37,T38
10CoveredT39,T40,T41

 LINE       76
 EXPRESSION (err_q | intg_err | reg_we_err)
             --1--   ----2---   -----3----
-1--2--3-StatusTests
000CoveredT1,T2,T3
001CoveredT36,T37,T38
010CoveredT39,T40,T41
100CoveredT36,T37,T38

 LINE       118
 EXPRESSION (addrmiss | wr_err | intg_err)
             ----1---   ---2--   ----3---
-1--2--3-StatusTests
000CoveredT1,T2,T3
001CoveredT39,T40,T41
010CoveredT42,T43,T44
100Not Covered

 LINE       151
 EXPRESSION (reg_addr == rv_dm_reg_pkg::RV_DM_ALERT_TEST_OFFSET)
            --------------------------1-------------------------
-1-StatusTests
0Unreachable
1Not Covered

 LINE       154
 EXPRESSION ((reg_re || reg_we) ? ((~|addr_hit)) : 1'b0)
             ---------1--------
-1-StatusTests
0CoveredT1,T2,T3
1CoveredT2,T31,T35

 LINE       154
 SUB-EXPRESSION (reg_re || reg_we)
                 ---1--    ---2--
-1--2-StatusTests
00CoveredT1,T2,T3
01CoveredT2,T31,T35
10CoveredT45,T46,T47

 LINE       158
 EXPRESSION (reg_we & addr_hit[0] & ((|(4'b1 & (~reg_be)))))
             ---1--   -----2-----   -----------3-----------
-1--2--3-StatusTests
011CoveredT4,T11,T31
101Not Covered
110CoveredT2,T31,T35
111CoveredT42,T43,T44

 LINE       163
 EXPRESSION (addr_hit[0] & reg_we & ((!reg_error)))
             -----1-----   ---2--   -------3------
-1--2--3-StatusTests
011Not Covered
101CoveredT1,T2,T3
110CoveredT42,T43,T44
111CoveredT2,T31,T35

Branch Coverage for Module : rv_dm_regs_reg_top
Line No.TotalCoveredPercent
Branches 7 5 71.43
TERNARY 154 2 2 100.00
IF 67 3 3 100.00
CASE 176 2 0 0.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_ip_rv_dm_0.1/rtl/rv_dm_regs_reg_top.sv' or '../src/lowrisc_ip_rv_dm_0.1/rtl/rv_dm_regs_reg_top.sv was not found/opened, so annotated branch coverage report could not be generated.

LineNo. Expression -1-: 154 ((reg_re || reg_we)) ?

Branches:
-1-StatusTests
1 Covered T2,T31,T35
0 Covered T1,T2,T3


LineNo. Expression -1-: 67 if ((!rst_ni)) -2-: 69 if ((intg_err || reg_we_err))

Branches:
-1--2-StatusTests
1 - Covered T1,T2,T3
0 1 Covered T36,T37,T38
0 0 Covered T1,T2,T3


LineNo. Expression -1-: 176 case (1'b1)

Branches:
-1-StatusTests
addr_hit[0] Not Covered
default Not Covered


Assert Coverage for Module : rv_dm_regs_reg_top
TotalAttemptedPercentSucceeded/MatchedPercent
Assertions 4 4 100.00 4 100.00
Cover properties 0 0 0
Cover sequences 0 0 0
Total 4 4 100.00 4 100.00




Assertion Details

NameAttemptsReal SuccessesFailuresIncomplete
en2addrHit 55559823 3522 0 0
reAfterRv 55559823 3522 0 0
rePulse 55559823 1975 0 0
wePulse 55559823 1547 0 0


en2addrHit
NameAttemptsReal SuccessesFailuresIncomplete
Total 55559823 3522 0 0
T2 1067 12 0 0
T3 16099 0 0 0
T4 281671 0 0 0
T5 154090 0 0 0
T8 13277 0 0 0
T11 263052 0 0 0
T12 369521 0 0 0
T19 2506 0 0 0
T27 904544 0 0 0
T31 1720 8 0 0
T35 0 4 0 0
T48 0 6 0 0
T49 0 18 0 0
T50 0 3 0 0
T51 0 13 0 0
T52 0 2 0 0
T53 0 1 0 0
T54 0 5 0 0

reAfterRv
NameAttemptsReal SuccessesFailuresIncomplete
Total 55559823 3522 0 0
T2 1067 12 0 0
T3 16099 0 0 0
T4 281671 0 0 0
T5 154090 0 0 0
T8 13277 0 0 0
T11 263052 0 0 0
T12 369521 0 0 0
T19 2506 0 0 0
T27 904544 0 0 0
T31 1720 8 0 0
T35 0 4 0 0
T48 0 6 0 0
T49 0 18 0 0
T50 0 3 0 0
T51 0 13 0 0
T52 0 2 0 0
T53 0 1 0 0
T54 0 5 0 0

rePulse
NameAttemptsReal SuccessesFailuresIncomplete
Total 55559823 1975 0 0
T43 44695 2 0 0
T44 45943 2 0 0
T45 20710 8 0 0
T46 19665 6 0 0
T47 8424 2 0 0
T55 4995 2 0 0
T56 567370 1 0 0
T57 363368 64 0 0
T58 320248 2 0 0
T59 7251 1 0 0

wePulse
NameAttemptsReal SuccessesFailuresIncomplete
Total 55559823 1547 0 0
T2 1067 12 0 0
T3 16099 0 0 0
T4 281671 0 0 0
T5 154090 0 0 0
T8 13277 0 0 0
T11 263052 0 0 0
T12 369521 0 0 0
T19 2506 0 0 0
T27 904544 0 0 0
T31 1720 8 0 0
T35 0 4 0 0
T48 0 6 0 0
T49 0 18 0 0
T50 0 3 0 0
T51 0 13 0 0
T52 0 2 0 0
T53 0 1 0 0
T54 0 5 0 0

0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%