SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
100.00 | 100.00 | 100.00 |
NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
tb.dut.u_prim_lc_sync_lc_hw_debug_en | 100.00 | 100.00 | 100.00 | ||||
tb.dut.u_prim_lc_sync_lc_dft_en | 100.00 | 100.00 | 100.00 | ||||
tb.dut.u_lc_en_sync_copies | 100.00 | 100.00 | 100.00 | ||||
tb.dut.u_pm_en_sync | 100.00 | 100.00 | 100.00 | ||||
tb.dut.u_tlul_lc_gate_sba.u_err_en_sync | 100.00 | 100.00 | 100.00 | ||||
tb.dut.u_tlul_lc_gate_rom.u_err_en_sync | 100.00 | 100.00 | 100.00 |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
100.00 | 100.00 | 100.00 |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
100.00 | 100.00 | 100.00 | 100.00 |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
77.03 | 90.91 | 61.70 | 87.88 | 57.14 | 87.50 | dut |
NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
gen_buffs[0].gen_bits[0].u_prim_buf | 100.00 | 100.00 | |||||
gen_buffs[0].gen_bits[1].u_prim_buf | 100.00 | 100.00 | |||||
gen_buffs[0].gen_bits[2].u_prim_buf | 100.00 | 100.00 | |||||
gen_buffs[0].gen_bits[3].u_prim_buf | 100.00 | 100.00 | |||||
gen_flops.u_prim_flop_2sync | 100.00 | 100.00 | 100.00 |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
100.00 | 100.00 | 100.00 |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
100.00 | 100.00 | 100.00 | 100.00 |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
77.03 | 90.91 | 61.70 | 87.88 | 57.14 | 87.50 | dut |
NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
gen_buffs[0].gen_bits[0].u_prim_buf | 100.00 | 100.00 | |||||
gen_buffs[0].gen_bits[1].u_prim_buf | 100.00 | 100.00 | |||||
gen_buffs[0].gen_bits[2].u_prim_buf | 100.00 | 100.00 | |||||
gen_buffs[0].gen_bits[3].u_prim_buf | 100.00 | 100.00 | |||||
gen_flops.u_prim_flop_2sync | 100.00 | 100.00 | 100.00 |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
100.00 | 100.00 | 100.00 |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
100.00 | 100.00 | 100.00 |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
77.03 | 90.91 | 61.70 | 87.88 | 57.14 | 87.50 | dut |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
100.00 | 100.00 | 100.00 |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
100.00 | 100.00 | 100.00 | 100.00 |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
77.03 | 90.91 | 61.70 | 87.88 | 57.14 | 87.50 | dut |
NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
gen_buffs[0].gen_bits[0].u_prim_buf | 100.00 | 100.00 | |||||
gen_buffs[0].gen_bits[1].u_prim_buf | 100.00 | 100.00 | |||||
gen_buffs[0].gen_bits[2].u_prim_buf | 100.00 | 100.00 | |||||
gen_buffs[0].gen_bits[3].u_prim_buf | 100.00 | 100.00 | |||||
gen_buffs[1].gen_bits[0].u_prim_buf | 100.00 | 100.00 | |||||
gen_buffs[1].gen_bits[1].u_prim_buf | 100.00 | 100.00 | |||||
gen_buffs[1].gen_bits[2].u_prim_buf | 100.00 | 100.00 | |||||
gen_buffs[1].gen_bits[3].u_prim_buf | 100.00 | 100.00 | |||||
gen_buffs[2].gen_bits[0].u_prim_buf | 100.00 | 100.00 | |||||
gen_buffs[2].gen_bits[1].u_prim_buf | 100.00 | 100.00 | |||||
gen_buffs[2].gen_bits[2].u_prim_buf | 100.00 | 100.00 | |||||
gen_buffs[2].gen_bits[3].u_prim_buf | 100.00 | 100.00 | |||||
gen_flops.u_prim_flop_2sync | 100.00 | 100.00 | 100.00 |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
100.00 | 100.00 | 100.00 |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
100.00 | 100.00 | 100.00 |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
68.13 | 86.27 | 72.22 | 57.14 | 75.00 | 50.00 | u_tlul_lc_gate_sba |
NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
gen_buffs[0].gen_bits[0].u_prim_buf | 100.00 | 100.00 | |||||
gen_buffs[0].gen_bits[1].u_prim_buf | 100.00 | 100.00 | |||||
gen_buffs[0].gen_bits[2].u_prim_buf | 100.00 | 100.00 | |||||
gen_buffs[0].gen_bits[3].u_prim_buf | 100.00 | 100.00 | |||||
gen_buffs[1].gen_bits[0].u_prim_buf | 100.00 | 100.00 | |||||
gen_buffs[1].gen_bits[1].u_prim_buf | 100.00 | 100.00 | |||||
gen_buffs[1].gen_bits[2].u_prim_buf | 100.00 | 100.00 | |||||
gen_buffs[1].gen_bits[3].u_prim_buf | 100.00 | 100.00 |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
100.00 | 100.00 | 100.00 |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
100.00 | 100.00 | 100.00 |
SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT | NAME |
78.58 | 96.08 | 77.78 | 85.71 | 83.33 | 50.00 | u_tlul_lc_gate_rom |
NAME | SCORE | LINE | COND | TOGGLE | FSM | BRANCH | ASSERT |
gen_buffs[0].gen_bits[0].u_prim_buf | 100.00 | 100.00 | |||||
gen_buffs[0].gen_bits[1].u_prim_buf | 100.00 | 100.00 | |||||
gen_buffs[0].gen_bits[2].u_prim_buf | 100.00 | 100.00 | |||||
gen_buffs[0].gen_bits[3].u_prim_buf | 100.00 | 100.00 | |||||
gen_buffs[1].gen_bits[0].u_prim_buf | 100.00 | 100.00 | |||||
gen_buffs[1].gen_bits[1].u_prim_buf | 100.00 | 100.00 | |||||
gen_buffs[1].gen_bits[2].u_prim_buf | 100.00 | 100.00 | |||||
gen_buffs[1].gen_bits[3].u_prim_buf | 100.00 | 100.00 |
SCORE | LINE |
100.00 | 100.00 |
SCORE | LINE |
100.00 | 100.00 |
Line No. | Total | Covered | Percent | |
---|---|---|---|---|
TOTAL | 2 | 2 | 100.00 | |
ALWAYS | 68 | 1 | 1 | 100.00 |
CONT_ASSIGN | 106 | 1 | 1 | 100.00 |
Line No. | Covered | Statements | |
---|---|---|---|
68 | 1 | 1 | |
106 | 1 | 1 |
SCORE | LINE |
100.00 | 100.00 |
Line No. | Total | Covered | Percent | |
---|---|---|---|---|
TOTAL | 6 | 6 | 100.00 | |
ALWAYS | 84 | 0 | 0 | |
CONT_ASSIGN | 93 | 1 | 1 | 100.00 |
CONT_ASSIGN | 106 | 1 | 1 | 100.00 |
CONT_ASSIGN | 106 | 1 | 1 | 100.00 |
CONT_ASSIGN | 106 | 1 | 1 | 100.00 |
CONT_ASSIGN | 106 | 1 | 1 | 100.00 |
CONT_ASSIGN | 106 | 1 | 1 | 100.00 |
Line No. | Covered | Statements | |
---|---|---|---|
84 | unreachable | ||
85 | unreachable | ||
87 | unreachable | ||
93 | 1 | 1 | |
106 | 5 | 5 |
SCORE | LINE |
100.00 | 100.00 |
Line No. | Total | Covered | Percent | |
---|---|---|---|---|
TOTAL | 4 | 4 | 100.00 | |
ALWAYS | 68 | 1 | 1 | 100.00 |
CONT_ASSIGN | 106 | 1 | 1 | 100.00 |
CONT_ASSIGN | 106 | 1 | 1 | 100.00 |
CONT_ASSIGN | 106 | 1 | 1 | 100.00 |
Line No. | Covered | Statements | |
---|---|---|---|
68 | 1 | 1 | |
106 | 3 | 3 |
SCORE | LINE |
100.00 | 100.00 |
SCORE | LINE |
100.00 | 100.00 |
Line No. | Total | Covered | Percent | |
---|---|---|---|---|
TOTAL | 3 | 3 | 100.00 | |
ALWAYS | 84 | 0 | 0 | |
CONT_ASSIGN | 93 | 1 | 1 | 100.00 |
CONT_ASSIGN | 106 | 1 | 1 | 100.00 |
CONT_ASSIGN | 106 | 1 | 1 | 100.00 |
Line No. | Covered | Statements | |
---|---|---|---|
84 | unreachable | ||
85 | unreachable | ||
87 | unreachable | ||
93 | 1 | 1 | |
106 | 2 | 2 |
Total | Attempted | Percent | Succeeded/Matched | Percent | |
---|---|---|---|---|---|
Assertions | 4 | 4 | 100.00 | 4 | 100.00 |
Cover properties | 0 | 0 | 0 | ||
Cover sequences | 0 | 0 | 0 | ||
Total | 4 | 4 | 100.00 | 4 | 100.00 |
Name | Attempts | Real Successes | Failures | Incomplete |
NumCopiesMustBeGreaterZero_A | 1026 | 1026 | 0 | 0 |
OutputsKnown_A | 184264560 | 183951276 | 0 | 0 |
gen_flops.OutputDelay_A | 92132280 | 91968591 | 0 | 1539 |
gen_no_flops.OutputDelay_A | 92132280 | 91975638 | 0 | 0 |
Name | Attempts | Real Successes | Failures | Incomplete |
---|---|---|---|---|
Total | 1026 | 1026 | 0 | 0 |
T1 | 6 | 6 | 0 | 0 |
T2 | 6 | 6 | 0 | 0 |
T3 | 6 | 6 | 0 | 0 |
T7 | 6 | 6 | 0 | 0 |
T9 | 6 | 6 | 0 | 0 |
T31 | 6 | 6 | 0 | 0 |
T41 | 6 | 6 | 0 | 0 |
T42 | 6 | 6 | 0 | 0 |
T47 | 6 | 6 | 0 | 0 |
T50 | 6 | 6 | 0 | 0 |
Name | Attempts | Real Successes | Failures | Incomplete |
---|---|---|---|---|
Total | 184264560 | 183951276 | 0 | 0 |
T1 | 854076 | 852888 | 0 | 0 |
T2 | 889722 | 887178 | 0 | 0 |
T3 | 11124 | 10608 | 0 | 0 |
T7 | 204048 | 203640 | 0 | 0 |
T9 | 1094262 | 1093890 | 0 | 0 |
T31 | 12966 | 12624 | 0 | 0 |
T41 | 7794 | 7272 | 0 | 0 |
T42 | 9090 | 8778 | 0 | 0 |
T47 | 8844 | 8328 | 0 | 0 |
T50 | 6918 | 6570 | 0 | 0 |
Name | Attempts | Real Successes | Failures | Incomplete |
---|---|---|---|---|
Total | 92132280 | 91968591 | 0 | 1539 |
T1 | 427038 | 426417 | 0 | 9 |
T2 | 444861 | 443535 | 0 | 9 |
T3 | 5562 | 5295 | 0 | 9 |
T7 | 102024 | 101811 | 0 | 9 |
T9 | 547131 | 546936 | 0 | 9 |
T31 | 6483 | 6303 | 0 | 9 |
T41 | 3897 | 3627 | 0 | 9 |
T42 | 4545 | 4380 | 0 | 9 |
T47 | 4422 | 4155 | 0 | 9 |
T50 | 3459 | 3276 | 0 | 9 |
Name | Attempts | Real Successes | Failures | Incomplete |
---|---|---|---|---|
Total | 92132280 | 91975638 | 0 | 0 |
T1 | 427038 | 426444 | 0 | 0 |
T2 | 444861 | 443589 | 0 | 0 |
T3 | 5562 | 5304 | 0 | 0 |
T7 | 102024 | 101820 | 0 | 0 |
T9 | 547131 | 546945 | 0 | 0 |
T31 | 6483 | 6312 | 0 | 0 |
T41 | 3897 | 3636 | 0 | 0 |
T42 | 4545 | 4389 | 0 | 0 |
T47 | 4422 | 4164 | 0 | 0 |
T50 | 3459 | 3285 | 0 | 0 |
Line No. | Total | Covered | Percent | |
---|---|---|---|---|
TOTAL | 2 | 2 | 100.00 | |
ALWAYS | 68 | 1 | 1 | 100.00 |
CONT_ASSIGN | 106 | 1 | 1 | 100.00 |
Line No. | Covered | Statements | |
---|---|---|---|
68 | 1 | 1 | |
106 | 1 | 1 |
Total | Attempted | Percent | Succeeded/Matched | Percent | |
---|---|---|---|---|---|
Assertions | 3 | 3 | 100.00 | 3 | 100.00 |
Cover properties | 0 | 0 | 0 | ||
Cover sequences | 0 | 0 | 0 | ||
Total | 3 | 3 | 100.00 | 3 | 100.00 |
Name | Attempts | Real Successes | Failures | Incomplete |
NumCopiesMustBeGreaterZero_A | 171 | 171 | 0 | 0 |
OutputsKnown_A | 30710760 | 30658546 | 0 | 0 |
gen_flops.OutputDelay_A | 30710760 | 30656197 | 0 | 513 |
Name | Attempts | Real Successes | Failures | Incomplete |
---|---|---|---|---|
Total | 171 | 171 | 0 | 0 |
T1 | 1 | 1 | 0 | 0 |
T2 | 1 | 1 | 0 | 0 |
T3 | 1 | 1 | 0 | 0 |
T7 | 1 | 1 | 0 | 0 |
T9 | 1 | 1 | 0 | 0 |
T31 | 1 | 1 | 0 | 0 |
T41 | 1 | 1 | 0 | 0 |
T42 | 1 | 1 | 0 | 0 |
T47 | 1 | 1 | 0 | 0 |
T50 | 1 | 1 | 0 | 0 |
Name | Attempts | Real Successes | Failures | Incomplete |
---|---|---|---|---|
Total | 30710760 | 30658546 | 0 | 0 |
T1 | 142346 | 142148 | 0 | 0 |
T2 | 148287 | 147863 | 0 | 0 |
T3 | 1854 | 1768 | 0 | 0 |
T7 | 34008 | 33940 | 0 | 0 |
T9 | 182377 | 182315 | 0 | 0 |
T31 | 2161 | 2104 | 0 | 0 |
T41 | 1299 | 1212 | 0 | 0 |
T42 | 1515 | 1463 | 0 | 0 |
T47 | 1474 | 1388 | 0 | 0 |
T50 | 1153 | 1095 | 0 | 0 |
Name | Attempts | Real Successes | Failures | Incomplete |
---|---|---|---|---|
Total | 30710760 | 30656197 | 0 | 513 |
T1 | 142346 | 142139 | 0 | 3 |
T2 | 148287 | 147845 | 0 | 3 |
T3 | 1854 | 1765 | 0 | 3 |
T7 | 34008 | 33937 | 0 | 3 |
T9 | 182377 | 182312 | 0 | 3 |
T31 | 2161 | 2101 | 0 | 3 |
T41 | 1299 | 1209 | 0 | 3 |
T42 | 1515 | 1460 | 0 | 3 |
T47 | 1474 | 1385 | 0 | 3 |
T50 | 1153 | 1092 | 0 | 3 |
Line No. | Total | Covered | Percent | |
---|---|---|---|---|
TOTAL | 2 | 2 | 100.00 | |
ALWAYS | 68 | 1 | 1 | 100.00 |
CONT_ASSIGN | 106 | 1 | 1 | 100.00 |
Line No. | Covered | Statements | |
---|---|---|---|
68 | 1 | 1 | |
106 | 1 | 1 |
Total | Attempted | Percent | Succeeded/Matched | Percent | |
---|---|---|---|---|---|
Assertions | 3 | 3 | 100.00 | 3 | 100.00 |
Cover properties | 0 | 0 | 0 | ||
Cover sequences | 0 | 0 | 0 | ||
Total | 3 | 3 | 100.00 | 3 | 100.00 |
Name | Attempts | Real Successes | Failures | Incomplete |
NumCopiesMustBeGreaterZero_A | 171 | 171 | 0 | 0 |
OutputsKnown_A | 30710760 | 30658546 | 0 | 0 |
gen_flops.OutputDelay_A | 30710760 | 30656197 | 0 | 513 |
Name | Attempts | Real Successes | Failures | Incomplete |
---|---|---|---|---|
Total | 171 | 171 | 0 | 0 |
T1 | 1 | 1 | 0 | 0 |
T2 | 1 | 1 | 0 | 0 |
T3 | 1 | 1 | 0 | 0 |
T7 | 1 | 1 | 0 | 0 |
T9 | 1 | 1 | 0 | 0 |
T31 | 1 | 1 | 0 | 0 |
T41 | 1 | 1 | 0 | 0 |
T42 | 1 | 1 | 0 | 0 |
T47 | 1 | 1 | 0 | 0 |
T50 | 1 | 1 | 0 | 0 |
Name | Attempts | Real Successes | Failures | Incomplete |
---|---|---|---|---|
Total | 30710760 | 30658546 | 0 | 0 |
T1 | 142346 | 142148 | 0 | 0 |
T2 | 148287 | 147863 | 0 | 0 |
T3 | 1854 | 1768 | 0 | 0 |
T7 | 34008 | 33940 | 0 | 0 |
T9 | 182377 | 182315 | 0 | 0 |
T31 | 2161 | 2104 | 0 | 0 |
T41 | 1299 | 1212 | 0 | 0 |
T42 | 1515 | 1463 | 0 | 0 |
T47 | 1474 | 1388 | 0 | 0 |
T50 | 1153 | 1095 | 0 | 0 |
Name | Attempts | Real Successes | Failures | Incomplete |
---|---|---|---|---|
Total | 30710760 | 30656197 | 0 | 513 |
T1 | 142346 | 142139 | 0 | 3 |
T2 | 148287 | 147845 | 0 | 3 |
T3 | 1854 | 1765 | 0 | 3 |
T7 | 34008 | 33937 | 0 | 3 |
T9 | 182377 | 182312 | 0 | 3 |
T31 | 2161 | 2101 | 0 | 3 |
T41 | 1299 | 1209 | 0 | 3 |
T42 | 1515 | 1460 | 0 | 3 |
T47 | 1474 | 1385 | 0 | 3 |
T50 | 1153 | 1092 | 0 | 3 |
Line No. | Total | Covered | Percent | |
---|---|---|---|---|
TOTAL | 6 | 6 | 100.00 | |
ALWAYS | 84 | 0 | 0 | |
CONT_ASSIGN | 93 | 1 | 1 | 100.00 |
CONT_ASSIGN | 106 | 1 | 1 | 100.00 |
CONT_ASSIGN | 106 | 1 | 1 | 100.00 |
CONT_ASSIGN | 106 | 1 | 1 | 100.00 |
CONT_ASSIGN | 106 | 1 | 1 | 100.00 |
CONT_ASSIGN | 106 | 1 | 1 | 100.00 |
Line No. | Covered | Statements | |
---|---|---|---|
84 | unreachable | ||
85 | unreachable | ||
87 | unreachable | ||
93 | 1 | 1 | |
106 | 5 | 5 |
Total | Attempted | Percent | Succeeded/Matched | Percent | |
---|---|---|---|---|---|
Assertions | 3 | 3 | 100.00 | 3 | 100.00 |
Cover properties | 0 | 0 | 0 | ||
Cover sequences | 0 | 0 | 0 | ||
Total | 3 | 3 | 100.00 | 3 | 100.00 |
Name | Attempts | Real Successes | Failures | Incomplete |
NumCopiesMustBeGreaterZero_A | 171 | 171 | 0 | 0 |
OutputsKnown_A | 30710760 | 30658546 | 0 | 0 |
gen_no_flops.OutputDelay_A | 30710760 | 30658546 | 0 | 0 |
Name | Attempts | Real Successes | Failures | Incomplete |
---|---|---|---|---|
Total | 171 | 171 | 0 | 0 |
T1 | 1 | 1 | 0 | 0 |
T2 | 1 | 1 | 0 | 0 |
T3 | 1 | 1 | 0 | 0 |
T7 | 1 | 1 | 0 | 0 |
T9 | 1 | 1 | 0 | 0 |
T31 | 1 | 1 | 0 | 0 |
T41 | 1 | 1 | 0 | 0 |
T42 | 1 | 1 | 0 | 0 |
T47 | 1 | 1 | 0 | 0 |
T50 | 1 | 1 | 0 | 0 |
Name | Attempts | Real Successes | Failures | Incomplete |
---|---|---|---|---|
Total | 30710760 | 30658546 | 0 | 0 |
T1 | 142346 | 142148 | 0 | 0 |
T2 | 148287 | 147863 | 0 | 0 |
T3 | 1854 | 1768 | 0 | 0 |
T7 | 34008 | 33940 | 0 | 0 |
T9 | 182377 | 182315 | 0 | 0 |
T31 | 2161 | 2104 | 0 | 0 |
T41 | 1299 | 1212 | 0 | 0 |
T42 | 1515 | 1463 | 0 | 0 |
T47 | 1474 | 1388 | 0 | 0 |
T50 | 1153 | 1095 | 0 | 0 |
Name | Attempts | Real Successes | Failures | Incomplete |
---|---|---|---|---|
Total | 30710760 | 30658546 | 0 | 0 |
T1 | 142346 | 142148 | 0 | 0 |
T2 | 148287 | 147863 | 0 | 0 |
T3 | 1854 | 1768 | 0 | 0 |
T7 | 34008 | 33940 | 0 | 0 |
T9 | 182377 | 182315 | 0 | 0 |
T31 | 2161 | 2104 | 0 | 0 |
T41 | 1299 | 1212 | 0 | 0 |
T42 | 1515 | 1463 | 0 | 0 |
T47 | 1474 | 1388 | 0 | 0 |
T50 | 1153 | 1095 | 0 | 0 |
Line No. | Total | Covered | Percent | |
---|---|---|---|---|
TOTAL | 4 | 4 | 100.00 | |
ALWAYS | 68 | 1 | 1 | 100.00 |
CONT_ASSIGN | 106 | 1 | 1 | 100.00 |
CONT_ASSIGN | 106 | 1 | 1 | 100.00 |
CONT_ASSIGN | 106 | 1 | 1 | 100.00 |
Line No. | Covered | Statements | |
---|---|---|---|
68 | 1 | 1 | |
106 | 3 | 3 |
Total | Attempted | Percent | Succeeded/Matched | Percent | |
---|---|---|---|---|---|
Assertions | 3 | 3 | 100.00 | 3 | 100.00 |
Cover properties | 0 | 0 | 0 | ||
Cover sequences | 0 | 0 | 0 | ||
Total | 3 | 3 | 100.00 | 3 | 100.00 |
Name | Attempts | Real Successes | Failures | Incomplete |
NumCopiesMustBeGreaterZero_A | 171 | 171 | 0 | 0 |
OutputsKnown_A | 30710760 | 30658546 | 0 | 0 |
gen_flops.OutputDelay_A | 30710760 | 30656197 | 0 | 513 |
Name | Attempts | Real Successes | Failures | Incomplete |
---|---|---|---|---|
Total | 171 | 171 | 0 | 0 |
T1 | 1 | 1 | 0 | 0 |
T2 | 1 | 1 | 0 | 0 |
T3 | 1 | 1 | 0 | 0 |
T7 | 1 | 1 | 0 | 0 |
T9 | 1 | 1 | 0 | 0 |
T31 | 1 | 1 | 0 | 0 |
T41 | 1 | 1 | 0 | 0 |
T42 | 1 | 1 | 0 | 0 |
T47 | 1 | 1 | 0 | 0 |
T50 | 1 | 1 | 0 | 0 |
Name | Attempts | Real Successes | Failures | Incomplete |
---|---|---|---|---|
Total | 30710760 | 30658546 | 0 | 0 |
T1 | 142346 | 142148 | 0 | 0 |
T2 | 148287 | 147863 | 0 | 0 |
T3 | 1854 | 1768 | 0 | 0 |
T7 | 34008 | 33940 | 0 | 0 |
T9 | 182377 | 182315 | 0 | 0 |
T31 | 2161 | 2104 | 0 | 0 |
T41 | 1299 | 1212 | 0 | 0 |
T42 | 1515 | 1463 | 0 | 0 |
T47 | 1474 | 1388 | 0 | 0 |
T50 | 1153 | 1095 | 0 | 0 |
Name | Attempts | Real Successes | Failures | Incomplete |
---|---|---|---|---|
Total | 30710760 | 30656197 | 0 | 513 |
T1 | 142346 | 142139 | 0 | 3 |
T2 | 148287 | 147845 | 0 | 3 |
T3 | 1854 | 1765 | 0 | 3 |
T7 | 34008 | 33937 | 0 | 3 |
T9 | 182377 | 182312 | 0 | 3 |
T31 | 2161 | 2101 | 0 | 3 |
T41 | 1299 | 1209 | 0 | 3 |
T42 | 1515 | 1460 | 0 | 3 |
T47 | 1474 | 1385 | 0 | 3 |
T50 | 1153 | 1092 | 0 | 3 |
Line No. | Total | Covered | Percent | |
---|---|---|---|---|
TOTAL | 3 | 3 | 100.00 | |
ALWAYS | 84 | 0 | 0 | |
CONT_ASSIGN | 93 | 1 | 1 | 100.00 |
CONT_ASSIGN | 106 | 1 | 1 | 100.00 |
CONT_ASSIGN | 106 | 1 | 1 | 100.00 |
Line No. | Covered | Statements | |
---|---|---|---|
84 | unreachable | ||
85 | unreachable | ||
87 | unreachable | ||
93 | 1 | 1 | |
106 | 2 | 2 |
Total | Attempted | Percent | Succeeded/Matched | Percent | |
---|---|---|---|---|---|
Assertions | 3 | 3 | 100.00 | 3 | 100.00 |
Cover properties | 0 | 0 | 0 | ||
Cover sequences | 0 | 0 | 0 | ||
Total | 3 | 3 | 100.00 | 3 | 100.00 |
Name | Attempts | Real Successes | Failures | Incomplete |
NumCopiesMustBeGreaterZero_A | 171 | 171 | 0 | 0 |
OutputsKnown_A | 30710760 | 30658546 | 0 | 0 |
gen_no_flops.OutputDelay_A | 30710760 | 30658546 | 0 | 0 |
Name | Attempts | Real Successes | Failures | Incomplete |
---|---|---|---|---|
Total | 171 | 171 | 0 | 0 |
T1 | 1 | 1 | 0 | 0 |
T2 | 1 | 1 | 0 | 0 |
T3 | 1 | 1 | 0 | 0 |
T7 | 1 | 1 | 0 | 0 |
T9 | 1 | 1 | 0 | 0 |
T31 | 1 | 1 | 0 | 0 |
T41 | 1 | 1 | 0 | 0 |
T42 | 1 | 1 | 0 | 0 |
T47 | 1 | 1 | 0 | 0 |
T50 | 1 | 1 | 0 | 0 |
Name | Attempts | Real Successes | Failures | Incomplete |
---|---|---|---|---|
Total | 30710760 | 30658546 | 0 | 0 |
T1 | 142346 | 142148 | 0 | 0 |
T2 | 148287 | 147863 | 0 | 0 |
T3 | 1854 | 1768 | 0 | 0 |
T7 | 34008 | 33940 | 0 | 0 |
T9 | 182377 | 182315 | 0 | 0 |
T31 | 2161 | 2104 | 0 | 0 |
T41 | 1299 | 1212 | 0 | 0 |
T42 | 1515 | 1463 | 0 | 0 |
T47 | 1474 | 1388 | 0 | 0 |
T50 | 1153 | 1095 | 0 | 0 |
Name | Attempts | Real Successes | Failures | Incomplete |
---|---|---|---|---|
Total | 30710760 | 30658546 | 0 | 0 |
T1 | 142346 | 142148 | 0 | 0 |
T2 | 148287 | 147863 | 0 | 0 |
T3 | 1854 | 1768 | 0 | 0 |
T7 | 34008 | 33940 | 0 | 0 |
T9 | 182377 | 182315 | 0 | 0 |
T31 | 2161 | 2104 | 0 | 0 |
T41 | 1299 | 1212 | 0 | 0 |
T42 | 1515 | 1463 | 0 | 0 |
T47 | 1474 | 1388 | 0 | 0 |
T50 | 1153 | 1095 | 0 | 0 |
Line No. | Total | Covered | Percent | |
---|---|---|---|---|
TOTAL | 3 | 3 | 100.00 | |
ALWAYS | 84 | 0 | 0 | |
CONT_ASSIGN | 93 | 1 | 1 | 100.00 |
CONT_ASSIGN | 106 | 1 | 1 | 100.00 |
CONT_ASSIGN | 106 | 1 | 1 | 100.00 |
Line No. | Covered | Statements | |
---|---|---|---|
84 | unreachable | ||
85 | unreachable | ||
87 | unreachable | ||
93 | 1 | 1 | |
106 | 2 | 2 |
Total | Attempted | Percent | Succeeded/Matched | Percent | |
---|---|---|---|---|---|
Assertions | 3 | 3 | 100.00 | 3 | 100.00 |
Cover properties | 0 | 0 | 0 | ||
Cover sequences | 0 | 0 | 0 | ||
Total | 3 | 3 | 100.00 | 3 | 100.00 |
Name | Attempts | Real Successes | Failures | Incomplete |
NumCopiesMustBeGreaterZero_A | 171 | 171 | 0 | 0 |
OutputsKnown_A | 30710760 | 30658546 | 0 | 0 |
gen_no_flops.OutputDelay_A | 30710760 | 30658546 | 0 | 0 |
Name | Attempts | Real Successes | Failures | Incomplete |
---|---|---|---|---|
Total | 171 | 171 | 0 | 0 |
T1 | 1 | 1 | 0 | 0 |
T2 | 1 | 1 | 0 | 0 |
T3 | 1 | 1 | 0 | 0 |
T7 | 1 | 1 | 0 | 0 |
T9 | 1 | 1 | 0 | 0 |
T31 | 1 | 1 | 0 | 0 |
T41 | 1 | 1 | 0 | 0 |
T42 | 1 | 1 | 0 | 0 |
T47 | 1 | 1 | 0 | 0 |
T50 | 1 | 1 | 0 | 0 |
Name | Attempts | Real Successes | Failures | Incomplete |
---|---|---|---|---|
Total | 30710760 | 30658546 | 0 | 0 |
T1 | 142346 | 142148 | 0 | 0 |
T2 | 148287 | 147863 | 0 | 0 |
T3 | 1854 | 1768 | 0 | 0 |
T7 | 34008 | 33940 | 0 | 0 |
T9 | 182377 | 182315 | 0 | 0 |
T31 | 2161 | 2104 | 0 | 0 |
T41 | 1299 | 1212 | 0 | 0 |
T42 | 1515 | 1463 | 0 | 0 |
T47 | 1474 | 1388 | 0 | 0 |
T50 | 1153 | 1095 | 0 | 0 |
Name | Attempts | Real Successes | Failures | Incomplete |
---|---|---|---|---|
Total | 30710760 | 30658546 | 0 | 0 |
T1 | 142346 | 142148 | 0 | 0 |
T2 | 148287 | 147863 | 0 | 0 |
T3 | 1854 | 1768 | 0 | 0 |
T7 | 34008 | 33940 | 0 | 0 |
T9 | 182377 | 182315 | 0 | 0 |
T31 | 2161 | 2104 | 0 | 0 |
T41 | 1299 | 1212 | 0 | 0 |
T42 | 1515 | 1463 | 0 | 0 |
T47 | 1474 | 1388 | 0 | 0 |
T50 | 1153 | 1095 | 0 | 0 |
0% | 10% | 20% | 30% | 40% | 50% | 60% | 70% | 80% | 90% | 100% |