Unified Coverage Report :: Module :: tlul_adapter_reg

Module : tlul_adapter_reg

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
97.91	98.96	95.05			97.62	100.00

Source File(s) :
/workspace/default/sim-vcs/../src/lowrisc_tlul_adapter_reg_0.1/rtl/tlul_adapter_reg.sv

Module self-instances :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
tb.dut.i_tlul_adapter_reg	96.90	97.92	94.44			95.24	100.00
tb.dut.u_reg_regs.u_reg_if	98.91	100.00	95.65			100.00	100.00

---

Module Instance : tb.dut.i_tlul_adapter_reg

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
96.90	97.92	94.44			95.24	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
97.10	99.00	96.63	93.33		96.55	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
91.35	100.00	76.60	92.63		100.00	87.50	dut

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
gen_cmd_intg_check.u_cmd_intg_chk	97.78	100.00		93.33			100.00
u_err	100.00	100.00	100.00			100.00	100.00
u_rsp_intg_gen	100.00	100.00					100.00

---

Module Instance : tb.dut.u_reg_regs.u_reg_if

Instance :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
98.91	100.00	95.65			100.00	100.00

Instance's subtree :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
98.67	97.14	97.53			100.00	100.00

Parent :

SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT	NAME
100.00	100.00	100.00			100.00	100.00	u_reg_regs

Subtrees :

NAME	SCORE	LINE	COND	TOGGLE	FSM	BRANCH	ASSERT
u_err	100.00	100.00	100.00			100.00	100.00
u_rsp_intg_gen	83.33	66.67					100.00

Line Coverage for Module : tlul_adapter_reg ( parameter CmdIntgCheck=0,EnableRspIntgGen=0,EnableDataIntgGen=0,RegAw=4,RegDw=32,AccessLatency=0,RegBw=4,IW=8,SZW=2 )
Line Coverage for Module self-instances :

SCORE	LINE
98.91	100.00

tb.dut.u_reg_regs.u_reg_if

	Line No.	Total	Covered	Percent
TOTAL		38	38	100.00
CONT_ASSIGN	77	1	1	100.00
CONT_ASSIGN	78	1	1	100.00
CONT_ASSIGN	80	1	1	100.00
CONT_ASSIGN	81	1	1	100.00
CONT_ASSIGN	83	1	1	100.00
CONT_ASSIGN	84	1	1	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	86	1	1	100.00
CONT_ASSIGN	91	1	1	100.00
ALWAYS	95	6	6	100.00
ALWAYS	101	8	8	100.00
ALWAYS	141	6	6	100.00
CONT_ASSIGN	149	1	1	100.00
CONT_ASSIGN	150	1	1	100.00
CONT_ASSIGN	154	1	1	100.00
CONT_ASSIGN	204	1	1	100.00
CONT_ASSIGN	208	1	1	100.00
CONT_ASSIGN	211	1	1	100.00
ALWAYS	218	3	3	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_tlul_adapter_reg_0.1/rtl/tlul_adapter_reg.sv' or '../src/lowrisc_tlul_adapter_reg_0.1/rtl/tlul_adapter_reg.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
77	1	1
78	1	1
80	1	1
81	1	1
83	1	1
84	1	1
85	1	1
86	1	1
91	1	1
95	2	2
96	2	2
97	2	2
			MISSING_ELSE
101	1	1
102	1	1
103	1	1
104	1	1
105	1	1
106	1	1
107	1	1
109	1	1
			MISSING_ELSE
141	1	1
142	1	1
143	1	1
144	1	1
145	1	1
146	1	1
			MISSING_ELSE
149	1	1
150	1	1
154	1	1
204	1	1
208	1	1
211	1	1
218	1	1
220	1	1
223	1	1

---

Line Coverage for Module : tlul_adapter_reg ( parameter CmdIntgCheck=1,EnableRspIntgGen=1,EnableDataIntgGen=1,RegAw=12,RegDw=32,AccessLatency=1,RegBw=4,IW=8,SZW=2 )
Line Coverage for Module self-instances :

SCORE	LINE
96.90	97.92

tb.dut.i_tlul_adapter_reg

	Line No.	Total	Covered	Percent
TOTAL		48	47	97.92
CONT_ASSIGN	77	1	1	100.00
CONT_ASSIGN	78	1	1	100.00
CONT_ASSIGN	80	1	1	100.00
CONT_ASSIGN	81	1	1	100.00
CONT_ASSIGN	83	1	1	100.00
CONT_ASSIGN	84	1	1	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	86	1	1	100.00
CONT_ASSIGN	91	1	1	100.00
ALWAYS	95	6	6	100.00
ALWAYS	101	8	8	100.00
ALWAYS	116	11	11	100.00
CONT_ASSIGN	134	1	1	100.00
CONT_ASSIGN	137	1	1	100.00
CONT_ASSIGN	154	1	1	100.00
ALWAYS	186	4	3	75.00
CONT_ASSIGN	192	1	1	100.00
CONT_ASSIGN	204	1	1	100.00
CONT_ASSIGN	208	1	1	100.00
CONT_ASSIGN	211	1	1	100.00
ALWAYS	218	3	3	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_tlul_adapter_reg_0.1/rtl/tlul_adapter_reg.sv' or '../src/lowrisc_tlul_adapter_reg_0.1/rtl/tlul_adapter_reg.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
77	1	1
78	1	1
80	1	1
81	1	1
83	1	1
84	1	1
85	1	1
86	1	1
91	1	1
95	2	2
96	2	2
97	2	2
			MISSING_ELSE
101	1	1
102	1	1
103	1	1
104	1	1
105	1	1
106	1	1
107	1	1
109	1	1
			MISSING_ELSE
116	1	1
117	1	1
118	1	1
119	1	1
120	1	1
122	1	1
123	1	1
125	1	1
126	1	1
129	1	1
130	1	1
134	1	1
137	1	1
154	1	1
186	1	1
187	1	1
188	1	1
189	0	1
			MISSING_ELSE
192	1	1
204	1	1
208	1	1
211	1	1
218	1	1
220	1	1
223	1	1

---

Cond Coverage for Module : tlul_adapter_reg ( parameter CmdIntgCheck=0,EnableRspIntgGen=0,EnableDataIntgGen=0,RegAw=4,RegDw=32,AccessLatency=0,RegBw=4,IW=8,SZW=2 )
Cond Coverage for Module self-instances :

SCORE	COND
98.91	95.65

tb.dut.u_reg_regs.u_reg_if

	Total	Covered	Percent
Conditions	46	44	95.65
Logical	46	44	95.65
Non-Logical	0	0
Event	0	0

 LINE       77
 EXPRESSION (tl_i.a_valid & tl_o.a_ready)
             ------1-----   ------2-----

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T1,T2,T3
1	1	Covered	T1,T2,T3

 LINE       78
 EXPRESSION (tl_o.d_valid & tl_i.d_ready)
             ------1-----   ------2-----

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T1,T3,T27
1	1	Covered	T1,T2,T3

 LINE       80
 EXPRESSION (a_ack & ((tl_i.a_opcode == PutFullData) | (tl_i.a_opcode == PutPartialData)))
             --1--   ----------------------------------2---------------------------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T22,T10,T11
1	1	Covered	T1,T2,T3

 LINE       80
 SUB-EXPRESSION ((tl_i.a_opcode == PutFullData) | (tl_i.a_opcode == PutPartialData))
                 ---------------1--------------   ----------------2----------------

-1-	-2-	Status	Tests
0	0	Covered	T7,T33,T34
0	1	Covered	T1,T27,T32
1	0	Covered	T2,T3,T7

 LINE       80
 SUB-EXPRESSION (tl_i.a_opcode == PutFullData)
                ---------------1--------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T2,T3,T7

 LINE       80
 SUB-EXPRESSION (tl_i.a_opcode == PutPartialData)
                ----------------1----------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T27,T32

 LINE       81
 EXPRESSION (a_ack & (tl_i.a_opcode == Get))
             --1--   -----------2----------

-1-	-2-	Status	Tests
0	1	Covered	T7,T33,T34
1	0	Covered	T1,T2,T3
1	1	Covered	T22,T10,T11

 LINE       81
 SUB-EXPRESSION (tl_i.a_opcode == Get)
                -----------1----------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T7,T33,T34

 LINE       83
 EXPRESSION (wr_req & ((~err_internal)))
             ---1--   --------2--------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T22,T10,T11
1	1	Covered	T1,T2,T3

 LINE       84
 EXPRESSION (rd_req & ((~err_internal)))
             ---1--   --------2--------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T22,T10,T11
1	1	Covered	T22,T10,T11

 LINE       109
 EXPRESSION (rd_req ? AccessAckData : AccessAck)
             ---1--

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T22,T10,T11

 LINE       145
 EXPRESSION ((error_i || err_internal || wr_req) ? '1 : rdata_i)
             -----------------1-----------------

-1-	Status	Tests
0	Covered	T22,T10,T11
1	Covered	T1,T2,T3

 LINE       145
 SUB-EXPRESSION (error_i || err_internal || wr_req)
                 ---1---    ------2-----    ---3--

-1-	-2-	-3-	Status	Tests
0	0	0	Covered	T22,T10,T11
0	0	1	Covered	T1,T2,T3
0	1	0	Covered	T22,T10,T11
1	0	0	Covered	T22,T10,T11

 LINE       146
 EXPRESSION (error_i || err_internal)
             ---1---    ------2-----

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T22,T10,T11
1	0	Covered	T22,T10,T11

 LINE       154
 SUB-EXPRESSION (outstanding_q | (tl_i.a_valid & busy_i))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Unreachable
1	0	Covered	T1,T2,T3

 LINE       154
 SUB-EXPRESSION (tl_i.a_valid & busy_i)
                 ------1-----   ---2--

-1-	-2-	Status	Tests
0	1	Unreachable
1	0	Covered	T1,T2,T3
1	1	Unreachable

 LINE       208
 EXPRESSION (addr_align_err | malformed_meta_err | tl_err | instr_error | intg_error)
             -------1------   ---------2--------   ---3--   -----4-----   -----5----

-1-	-2-	-3-	-4-	-5-	Status	Tests
0	0	0	0	0	Covered	T1,T2,T3
0	0	0	0	1	Unreachable
0	0	0	1	0	Not Covered
0	0	1	0	0	Covered	T7,T33,T4
0	1	0	0	0	Not Covered
1	0	0	0	0	Covered	T22,T10,T11

---

Cond Coverage for Module : tlul_adapter_reg ( parameter CmdIntgCheck=1,EnableRspIntgGen=1,EnableDataIntgGen=1,RegAw=12,RegDw=32,AccessLatency=1,RegBw=4,IW=8,SZW=2 )
Cond Coverage for Module self-instances :

SCORE	COND
96.90	94.44

tb.dut.i_tlul_adapter_reg

	Total	Covered	Percent
Conditions	54	51	94.44
Logical	54	51	94.44
Non-Logical	0	0
Event	0	0

 LINE       77
 EXPRESSION (tl_i.a_valid & tl_o.a_ready)
             ------1-----   ------2-----

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T7,T4,T8
1	1	Covered	T7,T4,T8

 LINE       78
 EXPRESSION (tl_o.d_valid & tl_i.d_ready)
             ------1-----   ------2-----

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T7,T4,T8
1	1	Covered	T7,T4,T8

 LINE       80
 EXPRESSION (a_ack & ((tl_i.a_opcode == PutFullData) | (tl_i.a_opcode == PutPartialData)))
             --1--   ----------------------------------2---------------------------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T7,T4,T5
1	1	Covered	T7,T4,T8

 LINE       80
 SUB-EXPRESSION ((tl_i.a_opcode == PutFullData) | (tl_i.a_opcode == PutPartialData))
                 ---------------1--------------   ----------------2----------------

-1-	-2-	Status	Tests
0	0	Covered	T7,T4,T5
0	1	Covered	T3,T7,T34
1	0	Covered	T1,T2,T3

 LINE       80
 SUB-EXPRESSION (tl_i.a_opcode == PutFullData)
                ---------------1--------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T2,T3

 LINE       80
 SUB-EXPRESSION (tl_i.a_opcode == PutPartialData)
                ----------------1----------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T3,T7,T34

 LINE       81
 EXPRESSION (a_ack & (tl_i.a_opcode == Get))
             --1--   -----------2----------

-1-	-2-	Status	Tests
0	1	Covered	T7,T4,T5
1	0	Covered	T7,T4,T8
1	1	Covered	T7,T4,T5

 LINE       81
 SUB-EXPRESSION (tl_i.a_opcode == Get)
                -----------1----------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T7,T4,T5

 LINE       83
 EXPRESSION (wr_req & ((~err_internal)))
             ---1--   --------2--------

-1-	-2-	Status	Tests
0	1	Covered	T7,T4,T8
1	0	Covered	T22,T10,T11
1	1	Covered	T7,T4,T8

 LINE       84
 EXPRESSION (rd_req & ((~err_internal)))
             ---1--   --------2--------

-1-	-2-	Status	Tests
0	1	Covered	T7,T4,T8
1	0	Covered	T22,T10,T11
1	1	Covered	T7,T4,T5

 LINE       109
 EXPRESSION (rd_req ? AccessAckData : AccessAck)
             ---1--

-1-	Status	Tests
0	Covered	T7,T4,T8
1	Covered	T7,T4,T5

 LINE       134
 EXPRESSION ((error_i || error_q || gen_access_latency1.wr_req_q) ? '1 : (gen_access_latency1.rd_req_q ? rdata_i : rdata_q))
             --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T7,T4,T8

 LINE       134
 SUB-EXPRESSION (error_i || error_q || gen_access_latency1.wr_req_q)
                 ---1---    ---2---    --------------3-------------

-1-	-2-	-3-	Status	Tests
0	0	0	Covered	T1,T2,T3
0	0	1	Covered	T7,T4,T8
0	1	0	Covered	T22,T10,T11
1	0	0	Covered	T22,T10,T11

 LINE       134
 SUB-EXPRESSION (gen_access_latency1.rd_req_q ? rdata_i : rdata_q)
                 --------------1-------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T7,T4,T5

 LINE       137
 EXPRESSION ((gen_access_latency1.rd_req_q || gen_access_latency1.wr_req_q) ? (error_q || error_i) : error_q)
             -------------------------------1------------------------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T7,T4,T8

 LINE       137
 SUB-EXPRESSION (gen_access_latency1.rd_req_q || gen_access_latency1.wr_req_q)
                 --------------1-------------    --------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T7,T4,T8
1	0	Covered	T7,T4,T5

 LINE       137
 SUB-EXPRESSION (error_q || error_i)
                 ---1---    ---2---

-1-	-2-	Status	Tests
0	0	Covered	T7,T4,T8
0	1	Covered	T22,T10,T11
1	0	Covered	T22,T10,T11

 LINE       154
 SUB-EXPRESSION (outstanding_q | (tl_i.a_valid & busy_i))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Unreachable
1	0	Covered	T7,T4,T8

 LINE       154
 SUB-EXPRESSION (tl_i.a_valid & busy_i)
                 ------1-----   ---2--

-1-	-2-	Status	Tests
0	1	Unreachable
1	0	Covered	T7,T4,T8
1	1	Unreachable

 LINE       208
 EXPRESSION (addr_align_err | malformed_meta_err | tl_err | instr_error | intg_error)
             -------1------   ---------2--------   ---3--   -----4-----   -----5----

-1-	-2-	-3-	-4-	-5-	Status	Tests
0	0	0	0	0	Covered	T7,T4,T8
0	0	0	0	1	Not Covered
0	0	0	1	0	Not Covered
0	0	1	0	0	Covered	T3,T7,T34
0	1	0	0	0	Not Covered
1	0	0	0	0	Covered	T22,T10,T11

---

Branch Coverage for Module : tlul_adapter_reg ( parameter CmdIntgCheck=0,EnableRspIntgGen=0,EnableDataIntgGen=0,RegAw=4,RegDw=32,AccessLatency=0,RegBw=4,IW=8,SZW=2 )
Branch Coverage for Module self-instances :

SCORE	BRANCH
98.91	100.00

tb.dut.u_reg_regs.u_reg_if

	Line No.	Total	Covered	Percent
Branches		14	14	100.00
IF	95	4	4	100.00
IF	101	4	4	100.00
IF	218	2	2	100.00
IF	141	4	4	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_tlul_adapter_reg_0.1/rtl/tlul_adapter_reg.sv' or '../src/lowrisc_tlul_adapter_reg_0.1/rtl/tlul_adapter_reg.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	95	if ((!rst_ni))
-2-:	96	if (a_ack)
-3-:	97	if (d_ack)

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T1,T2,T3
0	1	-	Covered	T1,T2,T3
0	0	1	Covered	T1,T2,T3
0	0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	101	if ((!rst_ni))
-2-:	105	if (a_ack)
-3-:	109	(rd_req) ? 

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T1,T2,T3
0	1	1	Covered	T22,T10,T11
0	1	0	Covered	T1,T2,T3
0	0	-	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	218	if (wr_req)

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	141	if ((!rst_ni))
-2-:	144	if (a_ack)
-3-:	145	(((error_i || err_internal) || wr_req)) ? 

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T1,T2,T3
0	1	1	Covered	T1,T2,T3
0	1	0	Covered	T22,T10,T11
0	0	-	Covered	T1,T2,T3

---

Branch Coverage for Module : tlul_adapter_reg ( parameter CmdIntgCheck=1,EnableRspIntgGen=1,EnableDataIntgGen=1,RegAw=12,RegDw=32,AccessLatency=1,RegBw=4,IW=8,SZW=2 )
Branch Coverage for Module self-instances :

SCORE	BRANCH
96.90	95.24

tb.dut.i_tlul_adapter_reg

	Line No.	Total	Covered	Percent
Branches		21	20	95.24
TERNARY	134	3	3	100.00
TERNARY	137	2	2	100.00
IF	95	4	4	100.00
IF	101	4	4	100.00
IF	218	2	2	100.00
IF	116	3	3	100.00
IF	186	3	2	66.67

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_tlul_adapter_reg_0.1/rtl/tlul_adapter_reg.sv' or '../src/lowrisc_tlul_adapter_reg_0.1/rtl/tlul_adapter_reg.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	134	(((error_i || error_q) || gen_access_latency1.wr_req_q)) ? 
-2-:	134	(gen_access_latency1.rd_req_q) ? 

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T7,T4,T8
0	1	Covered	T7,T4,T5
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	137	((gen_access_latency1.rd_req_q || gen_access_latency1.wr_req_q)) ? 

Branches:

-1-	Status	Tests
1	Covered	T7,T4,T8
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	95	if ((!rst_ni))
-2-:	96	if (a_ack)
-3-:	97	if (d_ack)

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T1,T2,T3
0	1	-	Covered	T7,T4,T8
0	0	1	Covered	T7,T4,T8
0	0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	101	if ((!rst_ni))
-2-:	105	if (a_ack)
-3-:	109	(rd_req) ? 

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T1,T2,T3
0	1	1	Covered	T7,T4,T5
0	1	0	Covered	T7,T4,T8
0	0	-	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	218	if (wr_req)

Branches:

-1-	Status	Tests
1	Covered	T7,T4,T8
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	116	if ((!rst_ni))
-2-:	125	if (a_ack)

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T7,T4,T8
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	186	if ((!rst_ni))
-2-:	188	if (intg_error)

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Not Covered
0	0	Covered	T1,T2,T3

---

Assert Coverage for Module : tlul_adapter_reg

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	2	2	100.00	2	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	2	2	100.00	2	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
AllowedLatency_A	714	714	0	0
MatchedWidthAssert	714	714	0	0

AllowedLatency_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	714	714	0	0
T1	2	2	0	0
T2	2	2	0	0
T3	2	2	0	0
T7	2	2	0	0
T23	2	2	0	0
T27	2	2	0	0
T32	2	2	0	0
T33	2	2	0	0
T34	2	2	0	0
T35	2	2	0	0

MatchedWidthAssert

Name	Attempts	Real Successes	Failures	Incomplete
Total	714	714	0	0
T1	2	2	0	0
T2	2	2	0	0
T3	2	2	0	0
T7	2	2	0	0
T23	2	2	0	0
T27	2	2	0	0
T32	2	2	0	0
T33	2	2	0	0
T34	2	2	0	0
T35	2	2	0	0

Line Coverage for Instance : tb.dut.i_tlul_adapter_reg

	Line No.	Total	Covered	Percent
TOTAL		48	47	97.92
CONT_ASSIGN	77	1	1	100.00
CONT_ASSIGN	78	1	1	100.00
CONT_ASSIGN	80	1	1	100.00
CONT_ASSIGN	81	1	1	100.00
CONT_ASSIGN	83	1	1	100.00
CONT_ASSIGN	84	1	1	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	86	1	1	100.00
CONT_ASSIGN	91	1	1	100.00
ALWAYS	95	6	6	100.00
ALWAYS	101	8	8	100.00
ALWAYS	116	11	11	100.00
CONT_ASSIGN	134	1	1	100.00
CONT_ASSIGN	137	1	1	100.00
CONT_ASSIGN	154	1	1	100.00
ALWAYS	186	4	3	75.00
CONT_ASSIGN	192	1	1	100.00
CONT_ASSIGN	204	1	1	100.00
CONT_ASSIGN	208	1	1	100.00
CONT_ASSIGN	211	1	1	100.00
ALWAYS	218	3	3	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_tlul_adapter_reg_0.1/rtl/tlul_adapter_reg.sv' or '../src/lowrisc_tlul_adapter_reg_0.1/rtl/tlul_adapter_reg.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
77	1	1
78	1	1
80	1	1
81	1	1
83	1	1
84	1	1
85	1	1
86	1	1
91	1	1
95	2	2
96	2	2
97	2	2
			MISSING_ELSE
101	1	1
102	1	1
103	1	1
104	1	1
105	1	1
106	1	1
107	1	1
109	1	1
			MISSING_ELSE
116	1	1
117	1	1
118	1	1
119	1	1
120	1	1
122	1	1
123	1	1
125	1	1
126	1	1
129	1	1
130	1	1
134	1	1
137	1	1
154	1	1
186	1	1
187	1	1
188	1	1
189	0	1
			MISSING_ELSE
192	1	1
204	1	1
208	1	1
211	1	1
218	1	1
220	1	1
223	1	1

---

Cond Coverage for Instance : tb.dut.i_tlul_adapter_reg

	Total	Covered	Percent
Conditions	54	51	94.44
Logical	54	51	94.44
Non-Logical	0	0
Event	0	0

 LINE       77
 EXPRESSION (tl_i.a_valid & tl_o.a_ready)
             ------1-----   ------2-----

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T7,T4,T8
1	1	Covered	T7,T4,T8

 LINE       78
 EXPRESSION (tl_o.d_valid & tl_i.d_ready)
             ------1-----   ------2-----

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T7,T4,T8
1	1	Covered	T7,T4,T8

 LINE       80
 EXPRESSION (a_ack & ((tl_i.a_opcode == PutFullData) | (tl_i.a_opcode == PutPartialData)))
             --1--   ----------------------------------2---------------------------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T7,T4,T5
1	1	Covered	T7,T4,T8

 LINE       80
 SUB-EXPRESSION ((tl_i.a_opcode == PutFullData) | (tl_i.a_opcode == PutPartialData))
                 ---------------1--------------   ----------------2----------------

-1-	-2-	Status	Tests
0	0	Covered	T7,T4,T5
0	1	Covered	T3,T7,T34
1	0	Covered	T1,T2,T3

 LINE       80
 SUB-EXPRESSION (tl_i.a_opcode == PutFullData)
                ---------------1--------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T2,T3

 LINE       80
 SUB-EXPRESSION (tl_i.a_opcode == PutPartialData)
                ----------------1----------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T3,T7,T34

 LINE       81
 EXPRESSION (a_ack & (tl_i.a_opcode == Get))
             --1--   -----------2----------

-1-	-2-	Status	Tests
0	1	Covered	T7,T4,T5
1	0	Covered	T7,T4,T8
1	1	Covered	T7,T4,T5

 LINE       81
 SUB-EXPRESSION (tl_i.a_opcode == Get)
                -----------1----------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T7,T4,T5

 LINE       83
 EXPRESSION (wr_req & ((~err_internal)))
             ---1--   --------2--------

-1-	-2-	Status	Tests
0	1	Covered	T7,T4,T8
1	0	Covered	T22,T10,T11
1	1	Covered	T7,T4,T8

 LINE       84
 EXPRESSION (rd_req & ((~err_internal)))
             ---1--   --------2--------

-1-	-2-	Status	Tests
0	1	Covered	T7,T4,T8
1	0	Covered	T22,T10,T11
1	1	Covered	T7,T4,T5

 LINE       109
 EXPRESSION (rd_req ? AccessAckData : AccessAck)
             ---1--

-1-	Status	Tests
0	Covered	T7,T4,T8
1	Covered	T7,T4,T5

 LINE       134
 EXPRESSION ((error_i || error_q || gen_access_latency1.wr_req_q) ? '1 : (gen_access_latency1.rd_req_q ? rdata_i : rdata_q))
             --------------------------1-------------------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T7,T4,T8

 LINE       134
 SUB-EXPRESSION (error_i || error_q || gen_access_latency1.wr_req_q)
                 ---1---    ---2---    --------------3-------------

-1-	-2-	-3-	Status	Tests
0	0	0	Covered	T1,T2,T3
0	0	1	Covered	T7,T4,T8
0	1	0	Covered	T22,T10,T11
1	0	0	Covered	T22,T10,T11

 LINE       134
 SUB-EXPRESSION (gen_access_latency1.rd_req_q ? rdata_i : rdata_q)
                 --------------1-------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T7,T4,T5

 LINE       137
 EXPRESSION ((gen_access_latency1.rd_req_q || gen_access_latency1.wr_req_q) ? (error_q || error_i) : error_q)
             -------------------------------1------------------------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T7,T4,T8

 LINE       137
 SUB-EXPRESSION (gen_access_latency1.rd_req_q || gen_access_latency1.wr_req_q)
                 --------------1-------------    --------------2-------------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T7,T4,T8
1	0	Covered	T7,T4,T5

 LINE       137
 SUB-EXPRESSION (error_q || error_i)
                 ---1---    ---2---

-1-	-2-	Status	Tests
0	0	Covered	T7,T4,T8
0	1	Covered	T22,T10,T11
1	0	Covered	T22,T10,T11

 LINE       154
 SUB-EXPRESSION (outstanding_q | (tl_i.a_valid & busy_i))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Unreachable
1	0	Covered	T7,T4,T8

 LINE       154
 SUB-EXPRESSION (tl_i.a_valid & busy_i)
                 ------1-----   ---2--

-1-	-2-	Status	Tests
0	1	Unreachable
1	0	Covered	T7,T4,T8
1	1	Unreachable

 LINE       208
 EXPRESSION (addr_align_err | malformed_meta_err | tl_err | instr_error | intg_error)
             -------1------   ---------2--------   ---3--   -----4-----   -----5----

-1-	-2-	-3-	-4-	-5-	Status	Tests
0	0	0	0	0	Covered	T7,T4,T8
0	0	0	0	1	Not Covered
0	0	0	1	0	Not Covered
0	0	1	0	0	Covered	T3,T7,T34
0	1	0	0	0	Not Covered
1	0	0	0	0	Covered	T22,T10,T11

---

Branch Coverage for Instance : tb.dut.i_tlul_adapter_reg

	Line No.	Total	Covered	Percent
Branches		21	20	95.24
TERNARY	134	3	3	100.00
TERNARY	137	2	2	100.00
IF	95	4	4	100.00
IF	101	4	4	100.00
IF	218	2	2	100.00
IF	116	3	3	100.00
IF	186	3	2	66.67

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_tlul_adapter_reg_0.1/rtl/tlul_adapter_reg.sv' or '../src/lowrisc_tlul_adapter_reg_0.1/rtl/tlul_adapter_reg.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	134	(((error_i || error_q) || gen_access_latency1.wr_req_q)) ? 
-2-:	134	(gen_access_latency1.rd_req_q) ? 

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T7,T4,T8
0	1	Covered	T7,T4,T5
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	137	((gen_access_latency1.rd_req_q || gen_access_latency1.wr_req_q)) ? 

Branches:

-1-	Status	Tests
1	Covered	T7,T4,T8
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	95	if ((!rst_ni))
-2-:	96	if (a_ack)
-3-:	97	if (d_ack)

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T1,T2,T3
0	1	-	Covered	T7,T4,T8
0	0	1	Covered	T7,T4,T8
0	0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	101	if ((!rst_ni))
-2-:	105	if (a_ack)
-3-:	109	(rd_req) ? 

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T1,T2,T3
0	1	1	Covered	T7,T4,T5
0	1	0	Covered	T7,T4,T8
0	0	-	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	218	if (wr_req)

Branches:

-1-	Status	Tests
1	Covered	T7,T4,T8
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	116	if ((!rst_ni))
-2-:	125	if (a_ack)

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Covered	T7,T4,T8
0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	186	if ((!rst_ni))
-2-:	188	if (intg_error)

Branches:

-1-	-2-	Status	Tests
1	-	Covered	T1,T2,T3
0	1	Not Covered
0	0	Covered	T1,T2,T3

---

Assert Coverage for Instance : tb.dut.i_tlul_adapter_reg

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	2	2	100.00	2	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	2	2	100.00	2	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
AllowedLatency_A	247	247	0	0
MatchedWidthAssert	247	247	0	0

AllowedLatency_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	247	247	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T7	1	1	0	0
T23	1	1	0	0
T27	1	1	0	0
T32	1	1	0	0
T33	1	1	0	0
T34	1	1	0	0
T35	1	1	0	0

MatchedWidthAssert

Name	Attempts	Real Successes	Failures	Incomplete
Total	247	247	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T7	1	1	0	0
T23	1	1	0	0
T27	1	1	0	0
T32	1	1	0	0
T33	1	1	0	0
T34	1	1	0	0
T35	1	1	0	0

Line Coverage for Instance : tb.dut.u_reg_regs.u_reg_if

	Line No.	Total	Covered	Percent
TOTAL		38	38	100.00
CONT_ASSIGN	77	1	1	100.00
CONT_ASSIGN	78	1	1	100.00
CONT_ASSIGN	80	1	1	100.00
CONT_ASSIGN	81	1	1	100.00
CONT_ASSIGN	83	1	1	100.00
CONT_ASSIGN	84	1	1	100.00
CONT_ASSIGN	85	1	1	100.00
CONT_ASSIGN	86	1	1	100.00
CONT_ASSIGN	91	1	1	100.00
ALWAYS	95	6	6	100.00
ALWAYS	101	8	8	100.00
ALWAYS	141	6	6	100.00
CONT_ASSIGN	149	1	1	100.00
CONT_ASSIGN	150	1	1	100.00
CONT_ASSIGN	154	1	1	100.00
CONT_ASSIGN	204	1	1	100.00
CONT_ASSIGN	208	1	1	100.00
CONT_ASSIGN	211	1	1	100.00
ALWAYS	218	3	3	100.00

WARNING: The source file '/workspace/default/sim-vcs/../src/lowrisc_tlul_adapter_reg_0.1/rtl/tlul_adapter_reg.sv' or '../src/lowrisc_tlul_adapter_reg_0.1/rtl/tlul_adapter_reg.sv' was not found, so annotated line coverage report could not be generated.

Line No.	Covered	Statements
77	1	1
78	1	1
80	1	1
81	1	1
83	1	1
84	1	1
85	1	1
86	1	1
91	1	1
95	2	2
96	2	2
97	2	2
			MISSING_ELSE
101	1	1
102	1	1
103	1	1
104	1	1
105	1	1
106	1	1
107	1	1
109	1	1
			MISSING_ELSE
141	1	1
142	1	1
143	1	1
144	1	1
145	1	1
146	1	1
			MISSING_ELSE
149	1	1
150	1	1
154	1	1
204	1	1
208	1	1
211	1	1
218	1	1
220	1	1
223	1	1

---

Cond Coverage for Instance : tb.dut.u_reg_regs.u_reg_if

	Total	Covered	Percent
Conditions	46	44	95.65
Logical	46	44	95.65
Non-Logical	0	0
Event	0	0

 LINE       77
 EXPRESSION (tl_i.a_valid & tl_o.a_ready)
             ------1-----   ------2-----

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T1,T2,T3
1	1	Covered	T1,T2,T3

 LINE       78
 EXPRESSION (tl_o.d_valid & tl_i.d_ready)
             ------1-----   ------2-----

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T1,T3,T27
1	1	Covered	T1,T2,T3

 LINE       80
 EXPRESSION (a_ack & ((tl_i.a_opcode == PutFullData) | (tl_i.a_opcode == PutPartialData)))
             --1--   ----------------------------------2---------------------------------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T22,T10,T11
1	1	Covered	T1,T2,T3

 LINE       80
 SUB-EXPRESSION ((tl_i.a_opcode == PutFullData) | (tl_i.a_opcode == PutPartialData))
                 ---------------1--------------   ----------------2----------------

-1-	-2-	Status	Tests
0	0	Covered	T7,T33,T34
0	1	Covered	T1,T27,T32
1	0	Covered	T2,T3,T7

 LINE       80
 SUB-EXPRESSION (tl_i.a_opcode == PutFullData)
                ---------------1--------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T2,T3,T7

 LINE       80
 SUB-EXPRESSION (tl_i.a_opcode == PutPartialData)
                ----------------1----------------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T1,T27,T32

 LINE       81
 EXPRESSION (a_ack & (tl_i.a_opcode == Get))
             --1--   -----------2----------

-1-	-2-	Status	Tests
0	1	Covered	T7,T33,T34
1	0	Covered	T1,T2,T3
1	1	Covered	T22,T10,T11

 LINE       81
 SUB-EXPRESSION (tl_i.a_opcode == Get)
                -----------1----------

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T7,T33,T34

 LINE       83
 EXPRESSION (wr_req & ((~err_internal)))
             ---1--   --------2--------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T22,T10,T11
1	1	Covered	T1,T2,T3

 LINE       84
 EXPRESSION (rd_req & ((~err_internal)))
             ---1--   --------2--------

-1-	-2-	Status	Tests
0	1	Covered	T1,T2,T3
1	0	Covered	T22,T10,T11
1	1	Covered	T22,T10,T11

 LINE       109
 EXPRESSION (rd_req ? AccessAckData : AccessAck)
             ---1--

-1-	Status	Tests
0	Covered	T1,T2,T3
1	Covered	T22,T10,T11

 LINE       145
 EXPRESSION ((error_i || err_internal || wr_req) ? '1 : rdata_i)
             -----------------1-----------------

-1-	Status	Tests
0	Covered	T22,T10,T11
1	Covered	T1,T2,T3

 LINE       145
 SUB-EXPRESSION (error_i || err_internal || wr_req)
                 ---1---    ------2-----    ---3--

-1-	-2-	-3-	Status	Tests
0	0	0	Covered	T22,T10,T11
0	0	1	Covered	T1,T2,T3
0	1	0	Covered	T22,T10,T11
1	0	0	Covered	T22,T10,T11

 LINE       146
 EXPRESSION (error_i || err_internal)
             ---1---    ------2-----

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Covered	T22,T10,T11
1	0	Covered	T22,T10,T11

 LINE       154
 SUB-EXPRESSION (outstanding_q | (tl_i.a_valid & busy_i))
                 ------1------   -----------2-----------

-1-	-2-	Status	Tests
0	0	Covered	T1,T2,T3
0	1	Unreachable
1	0	Covered	T1,T2,T3

 LINE       154
 SUB-EXPRESSION (tl_i.a_valid & busy_i)
                 ------1-----   ---2--

-1-	-2-	Status	Tests
0	1	Unreachable
1	0	Covered	T1,T2,T3
1	1	Unreachable

 LINE       208
 EXPRESSION (addr_align_err | malformed_meta_err | tl_err | instr_error | intg_error)
             -------1------   ---------2--------   ---3--   -----4-----   -----5----

-1-	-2-	-3-	-4-	-5-	Status	Tests
0	0	0	0	0	Covered	T1,T2,T3
0	0	0	0	1	Unreachable
0	0	0	1	0	Not Covered
0	0	1	0	0	Covered	T7,T33,T4
0	1	0	0	0	Not Covered
1	0	0	0	0	Covered	T22,T10,T11

---

Branch Coverage for Instance : tb.dut.u_reg_regs.u_reg_if

	Line No.	Total	Covered	Percent
Branches		14	14	100.00
IF	95	4	4	100.00
IF	101	4	4	100.00
IF	218	2	2	100.00
IF	141	4	4	100.00

WARNING: The source file /workspace/default/sim-vcs/../src/lowrisc_tlul_adapter_reg_0.1/rtl/tlul_adapter_reg.sv' or '../src/lowrisc_tlul_adapter_reg_0.1/rtl/tlul_adapter_reg.sv was not found/opened, so annotated branch coverage report could not be generated.

	LineNo.	Expression
-1-:	95	if ((!rst_ni))
-2-:	96	if (a_ack)
-3-:	97	if (d_ack)

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T1,T2,T3
0	1	-	Covered	T1,T2,T3
0	0	1	Covered	T1,T2,T3
0	0	0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	101	if ((!rst_ni))
-2-:	105	if (a_ack)
-3-:	109	(rd_req) ? 

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T1,T2,T3
0	1	1	Covered	T22,T10,T11
0	1	0	Covered	T1,T2,T3
0	0	-	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	218	if (wr_req)

Branches:

-1-	Status	Tests
1	Covered	T1,T2,T3
0	Covered	T1,T2,T3

	LineNo.	Expression
-1-:	141	if ((!rst_ni))
-2-:	144	if (a_ack)
-3-:	145	(((error_i || err_internal) || wr_req)) ? 

Branches:

-1-	-2-	-3-	Status	Tests
1	-	-	Covered	T1,T2,T3
0	1	1	Covered	T1,T2,T3
0	1	0	Covered	T22,T10,T11
0	0	-	Covered	T1,T2,T3

---

Assert Coverage for Instance : tb.dut.u_reg_regs.u_reg_if

	Total	Attempted	Percent	Succeeded/Matched	Percent
Assertions	2	2	100.00	2	100.00
Cover properties	0	0		0
Cover sequences	0	0		0
Total	2	2	100.00	2	100.00

---

Assertion Details

Name	Attempts	Real Successes	Failures	Incomplete
AllowedLatency_A	467	467	0	0
MatchedWidthAssert	467	467	0	0

AllowedLatency_A

Name	Attempts	Real Successes	Failures	Incomplete
Total	467	467	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T7	1	1	0	0
T23	1	1	0	0
T27	1	1	0	0
T32	1	1	0	0
T33	1	1	0	0
T34	1	1	0	0
T35	1	1	0	0

MatchedWidthAssert

Name	Attempts	Real Successes	Failures	Incomplete
Total	467	467	0	0
T1	1	1	0	0
T2	1	1	0	0
T3	1	1	0	0
T7	1	1	0	0
T23	1	1	0	0
T27	1	1	0	0
T32	1	1	0	0
T33	1	1	0	0
T34	1	1	0	0
T35	1	1	0	0